

System/370 Model 145 **Reference Summary**

S229-2239-1

PREFACE

This publication is primarily intended for customer engineers servicing System/370 Model 145.

Second Edition (September 1972)
This is a major revision of, and makes S229-2239-0 obsolete.

Address any comments concerning the contents of this publication to: IBM, Field Support Documentation, Dept 927, Rochester, Minnesota 55901

© International Business Machines Corporation 1972

CONTENTS

Section 1 — Control Words	
Branch and Module	
Switch Word "0" 1.	ı
Branch Word	2
GA Function Charts	3
GA Function Charts	1
GA Function Charts 1.5	ō
Branch and Link or Return Word 1.6	õ
Word Move Word Version"0" 1.7	7
Word Move Word Version "1" 1.8	
Storage Word, Non K-Addressable 1.9	9
Storage Word, K-Addressable 1.10)
Arithmetic Word 10 Byte Version 1.1	
Arithmetic Word, Fullword Version 1.12	2
Arithmetic Word, 11 Direct	
Byte Version 1.13	3
Arithmetic Word, 10/11 Indirect	
Byte Version 1.14	4
ALU Entry Gating 1.19	ō
Stat Set Symbols 1.15	
Branch Symbols 1.15	
Arithmetic Word Chart Selection 1.10	
Address Formation Chart 1.16	ô
Control Word Chart Selection 1.16	ô
Section 2 – CPU	
3145 CPU Data Flow 2.	1
I-Cycles Data Flow	2
I-Cycles	3
PSW Locations	
Expanded Local Storage	3
I-Cycles	3
I-Cycles Control Line Generation 2.4	
Control Word	4
Control Register Decode	4

ECCL Board Layout	. 2.5
Data Bit Location Chart	. 2.5
Common Test Points	. 2.6
3145 CPU BSM Addressing	. 2.6
Main Storage Frame - 128K	. 2.6
3345 Main Storage Frame - 256K	
CPU SAR Bits 15, 16, and 17	. 2.6
Memory Troubleshooting Procedure	. 2.7
Example Chart for Array	
Card Outputs of Phase 21 Memory	. 2.8
Cycle Length	. 2.9
Local Storage Timing Chart	
External Destination Timing Chart	2.11
Gate Layouts	2.13
CPU Clock Information	
Trap Locations and Routines	2.15
Feature Code Listing	2.17
Feature Code Listing	2.18
Feature Code Listing	2.19
Feature Code Listing	2.20
370 Coreload Feature Part Numbers	2.21
370 Coreload Feature Part Numbers	2.22
ALD Page Index	2.23
ALD Page Index	2.24
ALD Page Index	
ALD Page Index	
ALD Page Index	
ALD Page Index	2.28
ALD Page Index	2.29
ALD Page Index	2.30
Console Indicators - Logic Reference	
Upper Roller - Logic Reference	2.32
Lower Roller - Logic Reference	2.33
Section 3 - Console File (23FD)	
Console File Control and Data Flow	2 1

Compare Mode	3.2
Control Commands	3.2
Operation Commands	3.2
Console File Disk Address (CFDA)	
Byte	3.2
Console File Control Functions	3.3
CF Error Checks	3.4
Byte Format	3.5
Section 4 — Channels	
MPX Channel Data Flow	4.1
UCW Addressing Table	4.2
Byte MPX UCW	4.2
Selector Channel Data Flow	4.3
Standard Device Addresses	4.4
Word Buffer	4.4
Block Multiplex Feature	
UCW Pool	4.6
UCW Assignment Registers	4.6
UCW Format	4.6
Section 5 — Integrated File Adapter (IFA)	
IFA Data Flow	5.1
General Status Indications	5.2
IFA In-Line Tests	5.2
IFA Information	5.3
IFA Sense Information	5.3
Control Words Forced for IFA	
Share Cycles	5.4
IFA Local Storage Assignments	5.5
IFA CS Area	
IFA Drive Interface	5.7
IFA Latches Logic References	5.8
Section 6 — Console Printers	
3210 Control and Data Flow	6.1
3215 Control and Data Flow	
Alter/Display Functions	

Console Printer Valid Addresses 6.4
Section 7 — Features Addr Adj Clock
Comparitor, CPU Timer
PSW Format 7.1
Address Translate Process Overview 7.2
Address Translate Process 7.3
Address Translate Process 7.4
Clock Comparitor CPU Timer (CPT) 7.6
Section 8 — Software and Logouts
System/370 Instructions Set 8.1
Information Retrieval Under DOS/360 8.2
Control Registers 8.4
CPU Independent Logout 8.5
Machine Check Interrupt Code 8.6
Model 145 Machine Dependent Log 8.7
I/O Communications Area 8.9
IFA Extended Logout 8.10
MPX Channel Machine Dependent Log . 8.10
Selector Channel/Block Multiplex
Channel Dependent Log 8.10
ECC Recording 8.11
ECC Recording 8.12
Section 9 — Power
Power Supplies 9.2
Power Reference Manual 9.3
Relay Function and Location Chart 9.4
Initial Regulator Adjustment
for Power-Up Procedure 9.5
Power-On Sequence 9.6
Start Line Tips 9.10
System Checklist 9.10
Voltage Levels - Scoping Information . 9.13
Miscellaneous Part Numbers 9.16
Section 10 – Micro Diagnostics
Basic Diagnostic FLT

	Basic Diagnostic Information	•	•	•	10.2
	Diagnostic Functions				10.3
	Local Storage Map (Diagnostic)				10.4
	Diagnostic Test Listing				10.5
Sec	tion 11 — Maps				
	External Assignment Chart				11.1
	External Address Line Decoding .				11.2
	External Gating to A-Registers				11.2
	FAT - Diagnostic Usage			.1	1.27
	Expanded Local Storage Map			.1	1.30
	Local Storage			.1	1.31
	Local Storage			.1	1.32
	Control Registers Bit Definitions .			.1	1.33
	Direct Addressable Control Storage				
	Map			.1	1.36

INDEX

Section 2 — CPU	2
Section 3 — Console File	3
Section 4 — Channels	4
Section 5 — IFA	5
Section 6 — Console Printer	6
Section 7 — Features, Address Adjust, Clocks	7
Section 8 — Software and Logout	8
Section 9 — Power and MST General	9
Section 10 — Diagnostics	10

Section 1 — Control Words

	c	0	c	1		C2		3				
	0 1 2 3	4 5 6 7	0 1 2 3	4 5	6 7	0 1 2 3 4 5 6 7		4 5 6 7				
	Branch and	Branch	Branch Soute	•	Branch							
	Module Switch	High	Word	Byte	Source Dest	Module	Next Address	Branch Low				
0000	0 0 0 0	0	See LS/EXT	0				0				
0001		1	Addi. Foims	1	S-B			1				
0010		51		2	T-B			70				
0011		so		3	L-B			NZ				
0100		52						53				
0101		54		ļ		i		\$5				
0110	İ	56		Ì	l	l		57				
0111		SH						BL				
1000		80						80				
1001		B1		•				B1				
1010		B2				ĺ		B2				
1011		B3						83				
1100		B4						84				
1101		8 5	l					B5				
1110		86			1			86				
1111	1	87	1		<u> </u>			B7				

BRANCH WORD

7	

				C	0					Cl						C2									C3																	
	0	11	2	3	4	5	10	٠ <u>ا</u>	7	0	1	2	3	4	5	1	1 7	0	L	1	2	3	4	5	1	6	7	0	L	1	2	3	4	5	6	7						
		_			Ι.						Bri	onch	Sour	٠,		Ţ,	ĸ				S/R		K																Branch			
	l	Bran	ch		Bra	inch	Hıg	n			٧	Vord		Ву	te	٦,	HI-FO				S/ K		Source Source				Source								l	ĸ		Next Address			is	Low
diolojo					Г	-	0					S/EX		0	,	Τ	MS	Г	0	R	Brai	nch rce	П					Г							0							
OIOIO1	0	0	0	- 1			1			^	ddr.	Form	5	L		L	ι	DK	A-		s		<u> </u>												1							
0010					Γ	S	1							2		Т	н			Т	P		Г					Г						Z	0	\neg						
00 11						S	0							3		L	ST				GA		_											١	١Z							
0100	Г				Γ	S	2							Г		Τ							Π											S	3							
Q101						S	4							l		1							1					1						S	5							
gi 10						\$	6							l		1							1					l						S	7							
0 111					_	s	н							1		L							L					1_						8	L							
1000					Г	8	0							Г		Τ							Г											B	0							
1001	1				l	8	1							l		1							1					1						8	1							
1010	1				ı	8	2							l		1							1					1					l	8	2	- 1						
1011					1	8	3							1		1												<u> </u>						8	3							
1100	Г				Г	8	4							Π		Τ							Π					Π						8	4							
1101						8	5			Ī				ı									l											8	5	- 1						
1110					l	8	6							l									1					1						8	6	- 1						
1111		1	ı			1 8	7	1			L	L			1	L	1	L	L	1		L		1	1				L	L					7	┸						

Notes:

When K HI-LO=00, no set/reset occurs, and C2 is used as the module portion of the address, which is set into M2 (N2) Also, during module switching, T register bits 0 and 1 replace the two low-order bits (C3, B2-3) in setting M3(N3), B2-3

The branch source field can address the A local store on an external register. The branch-source byte is set into the A-reg When DK (C2 bit 0=1) is on, the Diagnostic Key will be set if the OR function is designated, and reset if

the A-function is designated

		 	l	
h	Set GAL	Reset GAL	Set GAH	Reset GAH
(K Field)	GA, OR, K0h	GA, A-, K0h	GA, OR, Kh0	GA, A-, Kh0
1	Set Poll Control (Soft)	Reset Poll Control	Set Channel 1	Channel Reset
2	Set Poll Control (Hdwr)	Reset Retry Holdup	Set Channel 2	Chain Reset
3	Set Command Retry		Set Channel 3	Machine Reset
4			Set Channel 4	
5	Set Count Ready	Start I/O Reset	Set Channel Loaded	Reset Channel Loaded
6	Set Protect Check	Set Control Check	Set CC	Diag Buffer Shift
7	Set Program Check	WLR Sample	Set PCI	Reset Interrupts
8	Set Interrupt Latch	Set DCC Mode	Diag Block Share Req	Reset DCC Mode and
				Diag Block Share Req
9	Set Select Out	Reset Sel Out and	Set Diag Stat	Reset Diag Stat and
		Primed		Interrupt Latch
Α	Set Sup Out	Reset Sup Out	*Set Channel Primed	Set Channel Tried
В	Bus-In to GR		*Set Data Out	
Č	Set Op Out	Reset Op Out and	*Set Command Out	Set Addr Out
		Diag Set GR Full		
D	Interface Control Check	Diag Serv Signal	*Set Service Out	Reset PCI
E	Set Diag Mode	Reset Diag Mode	*Set Halt I/O	Reset Halt I/O
Ē				

*Also Set Retry Holdup



h	Set GAL	Reset GAL	Set GAH	Reset GAH
K Field	GA, OR, K0h	GA, A-, K0h	GA, OR, Kh0	GA, A-, Kh0
1 2 3 4 5	Set Increment Length Set Prog Check Set Prot Check Set Channel Control Check Set Allow Restart	Reset FCS Reset PCI Reset Trap Req Reset CCW0 and WLR Reset Lo Prior Req	Set IFA Channel Gate Set Channel 2 Gate Set Channel 3 Gate Set Write Clock Gate	Reset Command Overrun Machine Reset Reset Orientation Latch
6 7 8 9 A	Set Contingent Con Set Allow IDA Set Channel Busy Set Interrupt Latch	Chain End Reset Reset Contingenti Con Reset Channel Busy Reset Interrupt Latch	Set CS,CR,In Latches Set CS,CR,Out Latches Set MS,CR,In Latches Set MS,CR,Out Latches Set Control Pulse	Reset Count Ready, In,Out Set Halt I/O CE End Op SS Diag Index Diag Raw Data Pulse
B C D E F	Set CUB Set DCC Set Low Prior Req Set IFA Inhibit Traps	Reset CUB Reset DCC Rst H/L Comp,CC Er Rst IFA Inh Traps	Diag Read Data Diag Clock Gap Sense Diag Data Gap Sense Set Data Field Latch	Set Diag Read Gate Bit Ring Advance Set Diag Mode Latch Reset Diag Mode Latch

GA FUNCTION CHARTS

нн	Set GA Straight GA or KHH	Reset GA Straight
11	Set Diag Block Share Cycle - All Channels	Not Used
22	Reset Diag Block Share Cycle Latch - All Channels Reset Blk MPX UCW Latch	Not Used
33	Diag Check Reset All Channels	Not Used
44	Set Diagnostic Function Latch and Diag Reset Exp L/S	Not Used
66	Reset UCW Scan Latch All Channels Allow Trap Latch Set/Reset	Not Used
88	Set UCW Scan Latch All Channels Block Trap Latch Set/Reset	
FF	Reset Diagnostic Function Latch	Not Used

Γ <u></u>		0		Γ		C1	\neg	C2	C3	
	0 1 2 3	14	5 6 7	0	1 2 3	4 5 6	7	0 1 2 3 4 5 6 7	0 1 2 3 4	5 6 7
	Branch and	Link	Branch	LS	Link A		4	K/Module	Next	Branch
		Rin	High	or EXT	Y	×	Space	·	Address	Low
0000		Link	0	LS				Bal - C3Bit 4 controls this field- If P, K is inserted into the	5	0
90000 90001		Rtn	1	EXT				P Register-1f MS, this field provides a module address	Bol 1 N	ıs I
opio	0010		\$1					Return - This K field provides a reset for the H.Register, A.Bit of	(-	ZO
0011			50					C2=1 causes the correspond- ing bit of H to be reset		se IO
0100		Г	52							53
0101		l	54		Į.		ı			S.5
0113		l	Só							S7
0111	ļ	┞	ļ	<u> </u>	<u> </u>	 	-			
1000]	l						i		1
1010	1	1]						
1011										
1100	<u> </u>									
1101		1								1
1110		l								1
1111	1 1 1 1	J	111			1 1 1 1				

	Г				C0	_	_			Π	_				C١					Г				c	2					Г				c	3	_		
	0	L	2	3	14	Ŀ	1	6	7	0	L	1	2	3	14	1	5	6	7	٥	1	1 2	13	1	4	5	١	1	7	٥	L	12	1	3	4	5	6	17
					٠	Ι.					_		- (Dest	nat	on	_							٦		_								П				
		Word	Мо	w e	Version		lr a nd ligh			or EX	,		Y				×		Spare		20	ource	, •			^	Aask				Ne	kt Ad	ddre	55		Lo	unch w	
8 5 5 8 5 5 8 5 5					0	0)			LS EX	Ţ											S/E													Stop	0		
dono			_			Ī	1			Т	T	_	_		_		_			_				7		_		_					_	\neg		zo	_	
opps :	٥	0	1	- 1		s	0			l	1													١						l				- 1				
0100					Г	Ī	2			Г	Т			_	_									٦										П		53		
dioi					1	s	4			l	1													١						ŀ				- 1	į	\$5		
a110	l				1	ls	6			1	1													١						ŀ				- 1		57		
0 111						L				L	L	_					_							_				_						_1			_	
1000						1				ı														1										- 1				
1001					1	ı				l														- [- 1				
1010					1	1				1														١										- 1				
1011	L				_	L				L	_	_							_					4					_	_				4				
1100						١				ı														1					-					- 1				
1101	ŀ					l				1									ı					ı					1					- 1				
1110										ı									- 1					-					- 1					- 1				
1111			L			L	L				L	l	┙	L	L	L	┙				L_	L	1	L			L	L	لــ	_	L	L	1		\Box		L	

VERSION "#

The source cannot specify an external register.
 SPTL, however, can be specified by C2, 80-3



<u> </u>	T			_		C0	_					_					1					$\overline{}$				- c	,			-	_	Г		_			<u> </u>			
ļ	0	1	1	2	3	14	1	1	6	7	0	١	,	2	1	3	4	5	1	6	7	0	1	2	1:	3	4	5	1	5	7	0		1	2	3		5	6	1 7
		We	rd i	Vov	•	Version		ron			LS or EX	1	_	Y		Sou	rce	×		T	Spore	٥	65 111	natio	'n				Masi					Nex Ndd	rens			Bro Lo	ench w	
oppio oppi						Ι,	0				LS EX											S:	e L	S/EX	(T orms												Stop	0		
0010 0011	0)	1	,		S																															ZO		
d100 d101						T	S					T																										53 55		
0110 0111							s	6																														S7		
1000				_		T		_				_				1																								
1010																																								
1100	\vdash		_	_		\dagger	-				-					1						_				1		_				\vdash						-		
1110																										-														
1111	<u> </u>	L	L				L	L	\perp			L	1		L	┙		L	L	\perp				L	1		1		1_	1			L	1					L	L

VERSION "1"

ORAGE WORD, NON K-ADDRESSABLE

	_							-, -		,		
	ľ _ ˈ	. co			Cl			C2				
	0 1	2 3 4	5 6 7	0 1 2 3	4 5	6 7	0 1 2 3	4 5	6 7	0 1 2 3	4	5 6 7
	Storage Word	Subform	Branch High	Data Register	K or Inc/Dec	Stat Set	Address Source	Modes	Special Stat Set	Next Address		Branch Low
0000 0001	0 1	Read Word Store Word	0	See LS/EXT Address Forms	K-Addr No Addr Update	5,2	See LS/EXT Address Forms	CS 16 Bit Addr MS	TA		Dec Cnt	0
0010	1	Read Halfwd	\$1		+	\$45			TB			ZO
0011	1	Store Halfwd	so		-	Z6		CPU Pro	Feat, LS			SDC (0) /VAL
0100		Read Byte	52									\$3
0101	1	Store Byte	54					1	TH	Alternate for		S5
0110	I	l	56					l	Upd Only	store, the above		S7
9111	L		M6						Feat, LS	Read.		M7
1000			1]				
1001												
1010	1	1	1								l	
1011				rm for special stat								
1100		Read Key	Set=F	eature local store I								
1101		Store Key										
1110			ľ									
1111		l	j i	l	l							

NON K-ADDRESSABLE

Note: 1. S4S5 and Z6 stat sets are on the low byte of the count

- while S2 is on both bytes, (S2 is set/reset in this case), 2. The address and the count must be in even-odd LS words
- when Dec count is specified. 3. Mó and M7 refer to bits 6 and 7 of the low order byte
- of the data address after updating.
- 4. Stat sets of TA, TB, or TH causes TO, 1,2,3, to be reset. 5. The update constant is implied as follows:
 - For word operations 4

For Halfward operations - 2

For byte operations - 1

If TH is specified, then the number of bits in TO-T3 specify the constant. If the cycle is a selector share. then the constant comes from the selector floor regardless of special stat set field.

- 6. A zero is forced for branch low when SDC is specified. 7. The S or P register cannot be the destination of an up-
- dated storage address. 8. CPU Protect normally active.
 - NOP Suppresses CPU Protect.



	ł	C0			.1		C2	C3	
	0 1	2 3 4	5 6 7	0 1 2 3	4 5 6 7	0 1 2 3	4 5 6 7	0 1 2 3 4	5 6 7
	Storage Word	Subform		Data Register	K Addr K Mode	Address Source	к	Next Address	Branch Low
0000		Read Word	0	See LS/EXT Address Forms	0 0 MS				0
0001	0 1	Store Word	<u> </u>		CS Curri Mod+K		 	 	+-
0010		Read Halfwd	\$1		cs	1			ZO
00(11 0100		Store Halfwd Read Byte	S0 52		FFKK CS FK	 	 		53
0101		Store Byte	54 54		+8bit A	ldr		i i	55
0110		Jidle byle	56					1	S7
Q111			M6				1		WZ
1000							 	l	
1001									
1010									1
1011									1
1100									
1101		'			1			1	
1110							1		1
1111									

| Byte C1 Bit 6:7
| O0 | DM = Direct Main |
| 10 | DC = Direct Control |
| CM = Current Module |
| Of Control Store |
| CKWS = Control with |
| K-Value and |
| Word Source | CK, WS O4 | FK | WS S1

			0		<u> </u>			.2		C3	
	0 1		4 5 6 7			6 7			6 7		6 7
l	Arith			A Source		Stat	B Source		A		Γ
	OP Form	Form	Operation	Word	Byte	Set	Word	Byte	HI-FO	Next Address	Branch
9880 9881		A-A/K		See LS/EXT	0		See LS/EXT	0	0		
data		Z=A/B		Address Forms	1	S12	Address Forms	1	ı		S2 S3
dato	1 0	A≃A/B			2	S45		2	н		S4 S5
don		B=A/B	,OE,		3	Zó		3	ST		S6 S7
0100			+0								
dioi		1	+1	1		ļ					
di 10			c ⁵⁰⁼⁰ + 0				l	i			
qııı			,A,					L			
1000			,OR,				Note: Bra	nches OR	into Bits 4	and 5 of the	
1001		1	C+-C			l		t address.			•
1010			C,Dt-,C	1						ecimal digit	l
1011			ABÇK						then the op of the S12 s		1
1100		Z=A/K	- 0					cified.	512 5		
1101			-1			· ·				d, an excl ive	
1110			C ^{S0=1} -1				OR	operation	s forced		l
1111		1	·A: 1 1	1111		1	1111	l ı	l ı	11111	1

I# BYTE VERSION
DIRECT ADDRESS

_

FULLWORD VERSION SYMBOL OPERATION

> AND ,A, ,OR, OR

OE. **EXCLUSIVE OR** TRUE ADD

COMPLEMENT ADD ,D + -, DECIMAL ADD

BINARY ADD COMPLEMENT AND

ARITHMETIC WORD, 11 DIRECT BYTE VERSION

Wordtype "C" to "F"

CO CI C2 C3 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 4 | 5 | 6 | 7 A Source B Source Arith Stat Ор Op Next Address Form Branch Hı-Lo Gating Word Byte Set Word Byte Form ociolo A=A/K C+0 C+0 See LS/EXT 0 0 See LS/EXT 0 0 locooli L-A/B Address Forms 52 53 Address Forms 51,2 opio A-A/B н 2 545 2 н \$4 \$5 obin 11 B-A/8 ST 3 ST 56 57 Z6 0100 X0 0101 ΧL 0110 хн ohii 1000 1001 1010 1011 1100 1101

11 DIRECT BYTE VERSION

1110



Wordtype "B" to "F"

VERSION

		С	0		1		c	2		C3	
	0 1	2 3	4 5 6 7	0 1 2 3	4 5	6 7	0 1 2 3	4 5	6 7	0 1 2 3 4 5	6 7
	Arith		Operation	A Sourc	,	Stat	B Source		A/B		
	Op Form	Form	Op/AXHL	Word	A0A1	Set	Word	BOB 1	HI-LO	Next Address	Branch
0000		A=A/K		See LS/EXT	No Action		See LS 'EXT	No Act.	0		
0001		Z=A/B		Address Forms	No Action	512	Address Forms	No Ac+	L		52 53
0010	10	A= A/B			+ TA	545	Bits 6 and 7 of the	+18	Н		\$4\$5
0011	0° 1	B 2 A/B	,OE,		- TA	Z6	T Reg Specify the Byte Address	- TB	ST		5657
0100			+0	Bits 4 and 5 of the							
0101			+1	Bits 4 and 5 of the T Reg Specify the Byte Address					l		
0110			c ^{S0=0} 4 0								l
0111			,A,					l			
1000			,OR,								
1001			C+-C	l							
1010			C,D+-,C ·					[
1011			ABCK				j				
1100		Z- A/K	- 0					1			
1101			- 1	}				j	1		1
1110			C ^{SO=1} - 1								
1111			,Α,					1		}	

10, 11 INDIRECT BYTE VERSION

BRANCH SYMBOLS STAT

0	Insert 0
1	Insert 1
B0-B7	Insert value of specified bit
вн	Insert 1 if branch source bits $0-3 \neq 0$
BL	Insert 1 if branch source bits $4-7 \neq 0$
10	Force return I-cycles
I 1	Force return I-cycles if no interrupt
M6	Insert M6 value after address update
M7	Insert M7 value after address update
NZ	Insert 1 if branch source bits $0-7 \neq 0$
S0-S7	Insert value of specified S-register bit
Z 0	Insert 1 if S4 and S5 = 1
TH	Special — M3 bits 2 and 3 replaced by
	T-register bits 0 and 1, then module
	switch
AB	If TA or TB is decrementing, branch
	when 00. If TA or TB is incrementing,

branch when 11

STAT SET SYMBOLS

S2	Storage word — S2 set to 1 if count ≠
	0. otherwise S2 set to 0

S12	S1 — binary byte OPS: S1 set to 1 if
	carry out of bit 1 of result. Binary
	fullword OPS: S1 set to 1 if carry out
	of byte 0, bit 1. Decimal ops: S1 set
	to 1 if an invalid decimal digit detected.
	S2 — Set to 1 if result \neq 0

S45 Arith ops:

S4 = 1 if bits 0-3 of Z-bus = 0

S5 = 1 if bits 4-7 of Z-bus = 0


Storage word ops: Same except test made on low byte of count field after update

Z6 Same as S45 stat set except S4 depends on bits 0-5

Arith fullword OPS: If the low 24 bits of result ≠ 0, S2 set to 1, otherwise S2 unchanged. S3 set to 1 if carry out of bit 0, byte 1. Only low 24 bits of result gated to destination


bits. Only low 24 bits of result gated to destination. In shift operations, the high four bits of result set to 0 regardless of shift type

ALU ENTRY GATING




A-Entry Gating

BS	Straight
BS0	Block High and Low
BSH	Gate High; Block Low
BSL	Gate Low; Block High
BSX	Cross High and Low
BSXH	Cross; Gate High; Block Low
BSXL	Cross: Gate Low: Block High



B- Entry Gating

BS	Straight
BSO	Block High and Low
BSH	Gate High; Block Low
BSL	Gate Low; Block High



ADDRESS FORMATION CHART


	Byte C1 or C2 P3 Defines								Byte*							
Line No	0	1	2	3			0	1	2	3	4	5	6	,	0	1
	0	Ų	X X X Direct Local Storage Word Address				0	Note 1	P5	P6	P7		1 or 0	C2	C1 or C2	
1	٠	_	^	^	_	Direct Local Storage Word Address	Ů	<u>'</u>	PS	ro	Ρ/	,	2	3	4	5
2	1	0	0	x	0	Indirect Local Storage Word Address	0	0	P1	P2	Lo	LI	L2	Note 2	C1 o	r C2
											L			Ľ	4	5
3	,	0	l	×	0	Indirect Word - Indirect Byte	١,	0	P1	P2	LO	١,	L2	Note 2	T4 a	T5
	-	Ĺ					Ĺ.	<u> </u>	ļ.,	_				ļ -	Т6	_ T7
4	1	1	0	0	x	Special External Register Set S P T L									C1 o	r C2
		L				,	_								4	5
5	1	1	0	1	0	Indirect Local Storage Word Address	0	0	P1	P2	L4	L5	L6	L7	C1 c	r C2
												C	1 or 0	2	T4	T5
6	-	1	1	0	0	Direct Word 1 - Indirect Byte	0	0	P5	P6	P7	1	2	3	Т6	T7
7	١,	١.	١,	١,	0	Direct Word 2 - Indirect Byte	0		P5	P6	P7	С	1 or C	2	T4	T5
′	Ľ	Ľ	Ľ	'	Ů	Direct Word 2 - Indirect Byte	Ĺ	0	P5	P6	۲,	1	2	3	Т6	T7
												c	1 or 0	22	Ţ,	21
8	1 X X X 1 External Registers 8 groups of seven words		0	0	PO	P1	P2	,	2	3	4	5				
									_	~						

- Note 1 Refer to the Expanded local-storage description in Chapter 2 of Theory-Maintenance Manual
- Note 2 C1 or C2 bit 3 is ORed with bit 3 of the L-register


For source addressing, C1 bits apply to A local storage, Expanded local storage, or External registers

For source addressing, C2 bits apply to B local storage, or Expanded local storage $\,$

For destination addressing, C1 and C2 bits apply to A and B local storage, Expanded local storage, or External registers



I-CYCLES DATA FLOW



EXPANDED LOCAL STORAGE

I-CYCLE STATUS REGISTER


Definition	of Exp LS 56							
ICS Byte	2							
0	BR Read Latch							
1	Op Load Latch							
2	Op L2							
3	Op L1							
4	Prefetch Required							
5	Prefetch Inhibit							
6	FLP Long							
7	Op Br to DF							
ICS Byte	3							
0	I Buffer 0 Parity Check Latch							
1	I Buffer 1 Parity Check Latch							
2	Half Adder Check Latch							
3	IMM Byte Modifier Parity Check							
4	X = 0							
5	B = 0							
6	Set Control Address							
7	Low Bit							

EXP LS 56 (ICS) is intended for use only as a manual display and can't be accessed via microcode.


When in I-cycles (DF Module) the line generate address is functionally overridden during pddresses DF00 and DF10.

If both index and base indicators are off, double indexing will take place.

I-CYCLES




I-CYCLES



PSW LOCATIONS

3145 Models

System Mask			Key		OWMP		Interrupt	Code
0		7	8	11	12	15	16	31
Externa	il 10		EXP LS Byte 0	50	EXP LS 53 Byte 1			
ILC		СС		Pr	ogram Mask		Instruc	tion Address
32	33	34	35	36	37 38	3	9 40	63
E	ΧP	LS 53		1	EXP LS 5	3	1	EXP LS 50
Byte 0 Bit 0, 1		Byte 0 Bit 2,			Byte 0 Bits 4-7		!	Bytes 1, 2, 3



	ICY CTRL REG BITS				CONTROL REGISTER DECODE										
1	2	3	4	5	CONTROL LINE	FUNCTION									
0	0	 -	1	-	Command Branch Load	Load I-bfr 0 (I-Bfr 1 in next cycle)									
0	0	-	1	-	Force I	Gate I-Reg to B (and Address Adjust)									
0	0	1	0	1	Command OP Load	Load I-Bfr 1 (I-Bfr 2 in the next cycle)									
0	0	1	0	1	Force TR	Gate TR-Reg to B (and Address Adjust)									
_	1	1	-	0		Activate prefetch									
1	0	1	1	-	Command Prefetch	Force TR to ADR ADJ Asm									
0	1	1	1	-		(and B if DF 30 or DF 3C)									
_	1	-	_	0	OP Branch Command	Use Op-Reg to define the next Cxxx address; or go									
1	-	-	 -	0		to the Align Routine									
0	1	0	_	1	L plus one	Force bits 7 and P of data being gated to L-Reg to be inverted for FLP long									
0	0	0	-	-	Load OP, IMM Byte	Initial load of Op and IMM Byte									
_	1	0	0		Command Move I-Bfr	Used with I-Reg to activate the set									
1	0	0	1	-		or reset of the I-Bfr's									
1	-	-	1	-	Gate D ₁ and B ₂	Used to gate the correct base or displacement									
1	1	-	0	-	Gate D ₂	field from the I-Bfr's 0 and 1 to L - low or B-Reg									
0	0	Ι-	-	0	Set Control Address	Set next address for ICY sequence									

- These controls are not the result of the Control Register decode
- 2. The Control line is activated by the corresponding address.
- 3. This line is activated by Command prefetch.4. The set/reset of the I-Bfrs is also controlled by Command Prefetch.5. This control line is activated, but not used.

From DF00 Through DF7C SPTL is controlled,

I-Cycles. DFE0 or DFF0 will activate this control line again to restore SPTL after an align.
7. Set P, set LL.

ECCL Board Layout

V	U	Т	S	R	Q	Р	N	М	L	K	J	Н	G	F	E	D	С	В	Α
		1862 SQ232	1862 SQ226	1862 SQ244	1862 SQ238	6031 SQ261 SQ262	1860 SQ301 SQ273	1863 SQ271 SQ273	1861 SQ290 SQ292	1859 SQ280 SQ287	6031 SQ251 SQ257	1862 SQ208	1862 SQ202	1862 SQ220	1862 SQ214	1865 SQ312	1864 SQ401 SQ404	1866 SQ407 SQ410	5.00
DCPL		SDR Bits	SDR Bits	SDR Bits	SDR Bits			Synd Gen				SDR Bits	SDR Bits	SDR Bits	SDR Bits	Delay Line # 1			DCPL
	Basic System Card	0 1 32 33	8 9 40 41	16 17 48 49	24 25 56 57	Read Check Bit Gen	Parity Out Gen	# 1	Error Type Decoder	Syndrome Decoder	Check Bit	4 5 36 37	12 13 44 45	20 21 52 53	28 29 60 61		Storage Address Reg	BSM	
		1862 SQ235	1862 SQ229	1862 SQ247	1862 SQ241	Gen		1863 SQ275 SQ277			Gen	1862 SQ211	1862 SQ205	1862 SQ223	1862 SQ217	1865 SQ315		Clock	
DCPL		SDR Bits	SDR Bits	SDR Bits	SDR Bits			Synd Gen #2				SDR Bits	SDR Bits	SDR Bits	SDR Bits	Delay Line #2			DCPL
		2 3 34 35	10 11 42 43	18 19 50 51	26 27 58 59							6 7 38 39	14 15 46 47	22 23 54 55	30 31 62 63	#2			-

Storage size The main storage capacity within the CPU frame may be any of the following

CPU Model	Program Storage	Control Storage
3145FED	114,688 Bytes (112K)	32K (See Note)
3145GE	163,840 Bytes (160K)	32K
3145GFD	212,992 Bytes (208K)	32K
3145 H	262,114 Bytes (256K)	32K
3145HG	393,216 Bytes (384K)*	32K
3145 I	524,288 Bytes (512K)*	32K

 Main storage capacity above 256K bytes is contained in a 3345 main storage frame. When a main storage frame is attached, it contains the low-order storage addresses

NOTE The 3145 has movable control storage boundary that allows up to 64K (65,536) bytes of control storage, depending on the feature installed The additional control storage capacity above 32K is at the expense of main storage. The storage boundary is determined at the time that the microprogram is compiled

Voltage Locations On Phase 2 I STG Array Boards

Voltages are applied to EACH card. Each card occupies two connector positions

+7V	B09	-3	B06
+2V	B04	GND	D08/B13
+1.25V	D03		

Upper Board

DATA BIT LOCATION CHART

٧	U	Т	S	R	Q	P	N	М	L	K	J	н	G	F	E	D	С	В	Α
	34	32	42	40	50	48	58	56	C1	С8	38	36	46	44	54	52	62	60	Addr Buffer
Term Card	35 (34)	33 (32)	43 (42)	41 (40)	51 (50)	49 (48)	59 (58)	57 (56)	C2 (C1)				47 (46)	45 (44)	55 (54)	53 (52)		61 (60)	Card

Wiring Side

Lower Board

٧	U	Т	s	R	Q	Р	N	M	L	K	J	Н	G	F	E	D	С	В	Α
	2	0	10	8	18	16	26	24	C16	C32	6	4	14	12	22	20	30	28	Addr
Term Card	3 (2)	1 (0)	11 (10)	9 (8)	19 (18)	17 (16)	27 (26)	25 (24)	C4 (C16)	CT (C32)	7 (6)	5 (4)	15 (14)	13 (12)	23 (22)	21 (20)	31 (30)	29 (28)	Buffer Card


Wiring Side

NOTES


- 1. The 24K BSM has two bits per card for 18 cards in lower rows
- 2 The 48K BSM has one bit per card for 36 cards
- 3 24K BSM jumper P/N 2637601 (red)
- 4. 48K BSM jumper P/N 2637602 (yellow)

3145 CPU BSM ADDRESSING


(Without 3345 Attached)



(With 3345 Attached)




MAIN STORAGE FRAME - 128K



3345 MAIN STORAGE FRAME 256K

(512K Total Storage)



COMMON TEST POINTS

ALL ARRAY CARDS

Data Out	B05
Data Out	B03 (If 2 Bit Card)
Data In	D11
Data In	J02 (If 2 Bit Card)
Set Pulse	D 0 4
Reset Pulse	D 0 5
Select at Array Board	A5 B05
ODLI	

CPU

SAR Bits 15, 16, and 17				
	From CPU	256K		To Storage
		M1	SAR	
	01A-B3-V4-B12 01A-B3-U4-D05 01A-B3-U4-D04 01A-B3-R6-B04	4 5 6 7	17 16 15 14	01B-A3-B2-U13 01B-A3-A5-D08 01B-A3-A5-D13 01B-A3-A5-B11
384K				
		M1	SAR	
	01A-B3-V4-B12 01A-B3-U4-D05 01A-B3-U4-D04 01A-B3-R6-B04	4 5 6 7	17 16 15 14	01B-A3-B2-U13 01B-A3-A5-D08 01B-A3-A5-D13 01B-A3-A5-B11
512K				
		M1	SAR	
	01A-B3-V4-B12 01A-B3-U4-D05 01A-B3-U4-D04	4 5 6	17 16 15	01B-A3-B2-U13 01B-A3-A5-D08 01B-A3-A5-D13


NOTE: SAR bits 16 and 17 are tied up (inactive) in the MSF ECC board.

01A-B3-R6-B04


01B-A3-A5-B11

MEMORY TROUBLESHOOTING PROCEDURE


This is the 3145 troubleshooting procedure for machine checks when memory errors cannot be excluded





NOTE SIT test is in MBAO test after EC 128820




MEMORY TROUBLESHOOTING PROCEDURE








Check Routine for Intermittent Memory Errors



EXAMPLE CHART FOR ARRAY CARD OUTPUTS OF PHASE 21 MEMORY

Sync: PIN D04 "SET" Probe: PIN B05 "Data out"

Example 1 Good Output Zeros read






EXAMPLE CHART FOR ARRAY CARD OUTPUTS OF PHASE 21 MEMORY


Sync: PIN D04 "SET" Probe: PIN B05 "Data out"


Example 1: Good Output Zeros read







Example 2: Failing Output (Glitch) Zeros read










If under voltage variation "c" is 230 m V or less card must be replaced.


EXAMPLE CHART FOR ARRAY CARD OUTPUTS OF PHASE 21 MEMORY


Example 3: Failing Output (Bad slope) Zeros read






This spike has no effect.






Cards with bad slopes must be replaced.


CYCLE LENGTH





Branch Word W/O Branch Source Move Word Bal Word Arithmetic Words (Byte Version)




Branch Word with Branch Source Return Word Arithmetic Word (Fullword or Decimal) Storage 1 Cycle — Read









NOTE Word A cycle is the destination time of Word A-1. Word B cycle is the destination time of Word A

Word C cycle is the destination time of Word B


Set Predest Latches

Predest Byte 0

Predest Byte 1 Set Late Dest

Ext Dest Byte 0

Ext Dest Byte 1 Ext Dest Addr Latch Svs0 Bit 7 Svs1 Bit 1



GATE LAYOUTS

	A	8	С
1	Backup Regs Stg Protect TOD Clock Sel Ch (Common)	Selector Channel 1 or Integrated File Adapter	M, N, MB Regs Traps and Priorities Branch Controls Interval Timer
2	Selector Channel 2 *SX4	External Assemblers Diagnostic Reg	A, B, Z, D, Regs ALU FTC Latches A, B Assemblers
3	Selector Channel 3 *SX4	External Assemblers	ALU Controls SPTL C Reg Decode Display Assembler
4	Console File MPX Channel System Reg Printer/KBD Manual Controls	C Reg SDBO Secondary Ctrl Asm LS 'A' Array Cards	LS Controls LS 'B' Array External Addressing Ctris

'A' GATE (CARD SIDE)

^{*} Several cards for Selector Channel 4 are in A2 and A3 boards

	A	В	С
1	Selector Channel 4 Direct Control	3215 Printer/Keyboard Channel to Channel	Clock Comparator and CPU Timer
2	Phase 21 Stg (Control Stg and High Main Stg)	Phase 2I STG (112 or 160K)	Phase 2I STG (208 or 256K)
3	ECC	Address-Adjust Circuits I.V.W.U. I.BU, TR Regs. Logical Regs.	Channel Ctrls LRU Reg CPU ADDR ADJ CTRLS I-Cycle Ctrl, Op Code and I Buffers
4	Phase 21 Stg (Control Stg and High Main Stg)	Phase 2I STG (112 or 160K)	Phase 2I STG (208 or 256K)

B' GATE (CARD SIDE)

Board 0IF-A1 (Behind Console)

> Console Lamp Drivers Console-File Interface Drivers Printer/Keyboard Magnet Drivers & Lamp Drivers

Board 02A-A3

3345 ECC

Board 03A-A2 (Below CE Power Panel)

Under-Over Voltage Detect Power Sequence Relays Thermal/CB Detect Indicator Driver for Power Panel

Board 05A-A3

2319 IFA Mixer Board

2.13


CPU CLOCK INFORMATION

CLOCK CAR	D LOCATIONS
A GATE	B GATE
A1 - K2 A2 - C4	A1 - C4
A3 - C4	B3 - V3
A4 - Q4	C3 - J2
B1 - C4*	
B2 - M2 B3 - H4	
B4 - K2	
C1 - G2	
C2 - J2	
C3 - G4 C4 - E2	
04-62	

PIN LOCATIONS OF TIMING PULSES ON EACH CLOCK CARD		
+0 Time	G05	
-0 Time-	J07	
	244	
+0 Delayed—	D11	
-0 Delayed-	G07	
+1 Time-	B13	
1		
-1 Time-	J09	
+1 Delayed-	J02	
-1 Delayed-	J13	
+2 Time-	J12	
-2 Time-	G13	
+2 Delayed-	D04	
-2 Delayed-	G12	
OSC Sync Point	G10	

*B1-B4 if IFA

CLOCK TIMING CHART



CYCLE TIME FOR CONTROL WORDS

202.5 ns)
202.5 ns 247.5 ns	1
292.5 ns	7
315.0 ns	١

Note: Cycle times in the logic pages appear as 180, 225, 270 cycles—A delay of 22.5 nanoseconds is added to each of these cycles to obtain the cycle times of 202.5 to 292.5. Two delays are added to obtain the 315-cycle time. Refer to the control-word section for details on cycle times for each word type.

TRAP LOCATIONS AND ROUTINES

	H-REGISTER	TRAP	
OPERATION	BIT	ADDRESS	ROUTINE
Selector share cycles	None	None	
Machine check without I/O	но		
a. Normal	l	D000	GHEC
b. H0 is already on	Į	D004	GHEC
c. One or more machine checks have already occurred (SYSO, Bit 2=1)		D008	GHEC
d. H0 and SYSO Bit 2 are already on		D00C	GHEC
Machine check with I/O	но		1
a. Normal		D010	GHEC
b. H0 is already on		D014	GHEC
c. One or more machine checks have already occurred (SYSO, Bit 2=1)		D018	GHEC
d. H0 and SYSO Bit 2 are already on		D01C	GHEC
Retry	H1		
a. Normal	i	D200	GHRT
b, H1 is already on		D204	GHRT
c. A retry trap operation is in progress			
(SYSO, Bit 1=1)		D208	GHRS
d. H1 and SYSO Bit 1 are already on		D20C	GHRS
CPU High	H2		
a, Set IC		D300	GKCC
b, CA Trap		D304	GKCC
c. Address Contents		D308	GKCC
d. System Reset		D30C	GRST
IFA	нз		
a, Mıni-Op End		D128	GPBH
b. Error End		D12C	GPCG
c, Index		D124	GPCE
d, Gated Attn		D120	GPBK
Selector Channels 1, 2, 3 No IFA	нз		
a Exceptional Status Trap		D120	GSES
b. Chaining (CC or CD)		D124	GSTR
c. UCW Handling		D128	GSTR
d. Unused		D12C	GSTR
Selector Channels 2, 3 with IFA	Н4		
a, Exceptional Status Trap	'''	D100	GSES
b, Chaining (CC or CD)		D100	GSTR
c. UCW Handling		D104	GSTR
d. Data (unchained)		D100	GSTR
-, (6.1011011)	L	2,00	

OPERATION	H-REGISTER BIT	TRAP ADDRESS	ROUTINE
Multiplexer	H5	D400	GMSR
IFA a. Return Low b. Unused	Н6	 D480 D484	GPBK
c. Unused d. Diagnostic		D488 D48C	GPDO
Store/Display a. Store/Display	H7	 D840	GKAD
CPU Low without I/O a. Spare b. Storage Protect c. Address Check d. Address Adjust Exception	None	 D804 D808 D80C	GICM GICM GGST
CPU Low with I/O a. Spare b. Storage Protect c. Address Check d. Spare	None	 D814 D818	GMDR GMDR
Scan/Clear a. Scan Storage b. Clear Storage	None	 D380 D384	CSTS CSTS
Single-Cycle Allow I/O and Soft CA Match	None	DC00	GKCC

H-Reg Bit	Blocks Trap Request for H-Reg Bit
HO	None
H1	H2, 3, 4, 5, 6, 7
H2	H2
нз	H3, 4, 5, 6
H4	H4, 5, 6
H5	H5, 6
H6	Н6
H7	H7

FEATURE CODE LISTING

ACC Code	Feature
SC1	Sel Channel 1 Common
SC2	Sel Channel 2 Common
SC3	Sel Channel 3 Common
SC4	Sel Channel 4 Common
SPF	Integrated File Adapter
S4DC	Sel Channel 4 Common or Direct Control
SPK	Console SELECTRIC I/O 3210 1
DPK	Console SELECTRIC I/O 3210 2
MPK	Console Matrix Printer 3215
RC1	Real Time Channel 1
RC2	Real Time Channel 2
SB1	Sel Channel 1 (Buffered)
SB2	Sel Channel 2 (Buffered)
SB3	Sel Channel 3 (Buffered)
SB4	Sel Channel 4 (Buffered)
S75	Main Storage 208K
S08	Main Storage 256K
S09	Main Storage 384K or Greater System Storage
S10	Main Storage 512K
P05	Storage Protect up to 128K
DCT	Direct Control
TDC	Time-of-Day Clock
CHC	Channel to Channel
P02	Storage Protect Less Than 512
P08	Storage Protect 128K to 256K
P09	Storage Protect 256K to 384K
P10	Storage Protect 384K to 512K
S02 S03	Main Storage 32K Main Storage 64K
S04	Main Storage 04K Main Storage 112K
S05	Main Storage 112K Main Storage 128K
S06	Main Storage 120K
BAS	Basic
MMA	C40/M21 Adapter
MM7	M21 Con & 256K MS
NP05	No Storage Protect up to 128K
SBC	Word Buffer, Common
SDPK	Console SELECTRIC 1 or 2
SNDK	Console SELECTRIC 1 or 2
NSC1	No Sel Channel 1
1CN2	Sel Channel 1 No Channel 2
2CN3	Sel Channel 2 No Channel 3
3CN4	Sel Channel 3 No Channel 4
NSPF	No System Prime File (IFA)
NSPK	No Console Sel I/O
NDPK	No Console Sel I/O Dual

ACC Code	Feature
NNPK	No Console Matrix Printer
1BN2	Sel Channel 1 Buff No Channel 2
2BN3	Sel Channel 2 Buff No Channel 3
3BN4	Sel Channel 3 Buff No Channel 4
NS75	No Main Storage 208K
NS08	No Main Storage 256K
NS09	256K or Less System Storage
NS10	No Main Storage 512K
NSX4	No Sel Channel 4
NSX3	No Sel Channel 3
NSX2	No Sel Channel 2
SUN2	Sel Channel 1 Unbuffered w/o Sel Channel 2
SF2U	Sel Channel 1 Unbuffered or IFA with Sel
	Channel Unbuffered w/o Sel Channel 3
SF2B	Sel Channel 1 Buffer or IFA with Sel Channel
	2 Buffer w/o Sel Channel 3
SF3U	Sel Channel 1 Unbuffered or IFA with Sel
	Channel 2 and 3 Unbuffered w/o Sel
	Channel 4
SF3B	Sel Channel 1 Buffer or IFA with Sel Channel
	2 and 3 Buffer w/o Sel Channel 4
SU14	Sel Channel 1 and 2 and 3 and 4 Unbuffered
SB14	Sel Channel 1 and 2 and 3 and 4 Buffer
MNSD	MPK and No Sel Channel 4 and No Direct Ctrl
DCN4	Direct Ctrl and No SX Channel 4
SBN2	Sel Channel 1 Buffer w/o Sel Channel 2
DSNM	Direct Ctrl or Common SX Channel 4
	and No MPK and No CPT
DBNM	Direct Ctrl or SX Channel 4 Buffer and
	No MPK and No CPT
CPT	CPU Timer and Comparator
MNCP	Console Matrix Printer 3215 and No CPT
CMPK	Console Matrix Printer 3215 and CPT
CBNM	CPT and SX Channel 4 Buffer or DCT and
	No MPK
CSNM	CPT and SX 4 Common or DCT and No MPK
CNM4	CPT and No MPK and No DCT and No SX 4
NCPT	No CPU Timer and Comparator
SPNC	SPF and Any SX Channel and No CPT
S68	Storage Protect 160K to 256K
CNMB	CPT and No MPK and No DCT and No SX
40044	4 Buffer
4BDM	MPK and DC or SX 4 Buffer
MNBD	MPK and No DC and Either No SX 4 Buffer
	or SX 4 Unbuffered

FEATURE CODE LISTING (Cont'd)

Acc Code	Feature
CNDB	CPT and No DC and No SX 4 Buffer
MNDC	MPK, and No DCT
DNMC	DCT, and No MPK, and No CPT
NDMC	No DCT, and No MPK and No CPT
CDNM	CPT and DCT, and No MPK CPT and No DCT and No MPK
CNDM DNCP	DCT and No CPT
NCPD	No CPT and No DCT
CPND	CPT and No DCT
CPDC	CPT and DCT
NP08	No Storage Protect 128K to 256K
NP09	No Storage Protect 256K to 384K
NP10	No Storage Protect 384K to 512K
NP20	No Storage Protect greater than 512K
NDCT	No Direct Control
NTDC	No Time-of-Day Clock
NCHC	No Channel-to-Channel
NP02 MDPK	No Storage Protect Less Than 512K Console Matrix Printer and Console
WIDITK	SELECTRIC I/O 2
SCPF	Sel Channel System Prime File Common
SC2F	Sel Channel 2 and System Prime File
SB2F	Sel Channel 2 Buffered and System Prime File
NCPF	No Sel Channel 2 and System Prime File
CHMP	Console Matrix Printer and Channel-to-Channel Adapter
SBPF	Sel Channel 1 Buffer or SPF
NBPF	No Buffer Sel Channel and System Prime File
NSDM	No SX 4 and No DCT and No MPK and No CPT
S4DM	SX 4 or Direct Control and MPK
DCMP	Direct Control and MPK
NDCM	No Direct Control and No MPK
PFNB	SX 1 Unbuffered or SPF
SC12	Sel Channel 1 and 2
SB12	Sel Channel Buffered 1 and 2
DC4B N4DC	Direct Control or SX Channel 4 Buffer No SX 4 and No DCT, No CPT
NB2F	No Sel Channel 2 Buffer and SPF
SMPK	Console Matrix Printer or Console
S1NB	Sel Channel 1 No Buffer
S2NB	Sel Channel 2 No Buffer
S3NB	Sel Channel 3 No Buffer
S4NB	Sel Channel 4 No Buffer
SBN2	Selector Buffered No Channel 2
SCN2	Selector Common No Channel 2

FEATURE CODE LISTING (Cont'd)

ACC

Code	Feature
DBNC	Direct Ctrl or SX Channel 4 Buffer and No CPT
DBCP	Direct Ctrl or SX Channel 4 Buffer and CPT
CNMP	CPT and No MPK
SF1U	SX Channel 1 Buffer and No SX Channel 2 or
	SX Channel 1 Unbuffered or SPF and SX
	Channel 2 Unbuffer
IECC	Internal Error Correction Only

NOTE: See ALD A5000 for Feature B/M numbers or additions.

3145 ALD Version Codes		
Code Feature		
000 001	Basic Matrix Printer (3215)	
003 004	IFA Selector Channel (Word Buffer)	
005	Selector Channel (No Word Buffer)	

List of Development Terms That May Appear in the Logics

Previous		Present
Load Diag File	IFA CF ISC	Integrated File Adapter Console File Integrated Storage Control

370 CORELOAD FEATURE PART NUMBER

Part Number Description

```
1953006
            370 Coreload
1953011
            371 Coreload
                           Used for 3145 with
1953012
            372 Coreload
                           multiple 370 core-
            373 Coreload
1953013
                           loads
2646858
            Honeywell Emulator (HONY)
2646859
            Honeywell with Stg Protect (HONYSP)
            RCA Emulator (RCA)
2646866
            ICL 1900 Emulator
2646877
            Basic CPU
1953007
            Extended Group Disk 1
1953008
1953009
            Extended Group Disk 2
1953010
            Extended Group Disk 4
            Extended Group Disk 3
1953020
            Alt Printer Addr 09
1795611
            3210 Mod 1 Adapter (SPK)
1993036
            Floating Point Arith (FLT PT)
1993528
            Direct Control (DC)
1993567
            Selector Channel 1 (CHNL 1)
1993576
            3210 Mod 2 Adapter (DPK)
1993687
1993715
            3215 Mod 1 Adapter (MPK)
1993756
            Integrated File Adapter (SPF)
            Selector Channel 2
1993757
           Selector Channel 3
                              (CHNL -)
1993758
           Selector Channel 4
1993759
           64K Main Storage
1994587
            112K Main Storage
1994588/
   2641161
1994589/
            160K Main Storage
   2641163/2646778
                                (MEM --- K)
1994590
            208K Main Storage
   2641165
           265K Main Storage
1994591
   2641167/2646779
           Channel Buffer Common (BFRCHNL)
1994720
           Keyboard Printer Addr 09 (PKAD09)
2630246
2630254
            MSF Adapter 128K (MEMA128K)
2630255
           MSF Adapter 256K (MEMA256K)
2630260
            1401/1440/1460 Compatibility (CS14XX)
2630261
            14XX/7010 Combined (CSCOMB)
           32 MPX Sub Channels
2630262
                                 (UCW ----)
2630263
           64 MPX Sub Channels
           128 MPX Sub Channels
2630264
           256 MPX Sub Channels
2630265
```

370 CORELOAD FEATURES PART NUMBER (Cont'd)

Part Number Description

2630279	Block Mu	ultiplex (Channel (BL	_K MPX)
2637208	Austrian/German Keyboard			
2637209	Belgian/France Keyboard			
2646791	English Keyboard			
2637210	Danish/Norwegian Keyboard			
2637211			Keyboard	
2637212	Italian K		,	
2637213	Spanish I		d	
2637214			Keyboard	
2637215	Portugue			
2641656	16	UCWs	Group 01	
2641657	32	UCWs	Group 02	
2641658	48	UCWs	Group 03	
2641659	64	UCWs	Group 04	
2641660	80	UCWs	Group 05	
2641661	96	UCWs	Group 06	
2641662	112	UCWs	Group 07	
2641663	128	UCWs	Group 08	
2641664	144	UCWs	Group 09	(BMGRP)
2641665	160	UCWs	Group 10	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
2641666	176	UCWs	Group 11	
2641667	192	UCWs	Group 12	
2641668	208	UCWs	Group 13	
2641669	224	UCWs	Group 14	
2641670	240	UCWs	Group 15	
2641671	256	UCWs	Group 16	
2641672	272	UCWs	Group 17	
2641673	288	UCWs	Group 18	
2641674	304	UCWs	Group 19	
2641675	320	UCWs	Group 20	
2641676	336	UCWs	Group 21	
2641677	352	UCWs	Group 22	
2641678	368	UCWs	Group 23	
2641679	384	UCWs	Group 24	
2641680	400	UCWs	Group 25	
2641681	416	UCWs	Group 26	
2641682	432	UCWs	Group 27	
2641683	448	UCWs	Group 28	
2641684	464	UCWs	Group 29	
2641685	480	UCWs	Group 30	
2641686	496	UCWs	Group 31	
2641687	512	UCWs	Group 32	
2641864	Keyboar	d Printer	Addr 1F (F	PKAD1F)
2641810	Compara	tor Cloc	k and CPU	Timer (CPT)

ALD PAGE INDEX

Indicators

CFCLOCK START	KF022
CF COMMAND REG	KF036
CF DATA	KF042
CF DATA ADDRESS	KF036
CF OPL	KF042
CF PAUSE	KF022
CF REG P-7	KF035
CF SECTOR	KF036
CLOCK STOPPED	PM021
CLOCK SYNC	RE045
CPU	REO11
CS ADR MATCH	PM012
CTRL LINE	RE051
DATA ADR MATCH	PM012
DATA BIT CRN	RE051
DBL ERR	RE051
DIAG STOP	KF025
EC MODE	RE011
EXE	KM024
HEX MODE	WP012
IMPL	RS013
INTERV REQUIRED	WP012
LOG PRES	RS011
MAN	KM024
M REG COMP	RE046
LOAD	RS013
PROCEED	WP012
REQ PEND	WP012
SELR	GA115
SDBI	RE041
SDBO	RE041
SING ERR CRN	RE051
STG ADDR	REO41
STG PROT	RE043
STORE	REO41
STOR CYC	KM024
SYS	PM021
TEST	PM021
TOD INVD	CT112
WAIT	KM024

Switches and Pushbuttons

A	PA011
ADDRESS/COMPARE	PA091
ALTER	PA 091
В	PA011
C	PA 02 1
CF REG DISPLAY	PA081
CF START	PA061
CHECK CONTROL	PA081
CHK RESET	PA 051
CTRL ADDR SET	PA 051
D	PA 02 1
DIAGNOSTIC/CONTROL	PA071
DISPLAY	PA051
E	PA 031
ENABLE/DISABLE	
F	PA031
FILE CONTROL	PA071
G	PA 04 1
н	PA 04 1
INTERRUPT	PA 071
INT TIMER	PA071
LAMP TEST	PA071
LOAD	PA 061
POWER OFF	YD170
POWER ON	YD170
PSW RESTART	PA 061
RATE	PA081
START	PA051
SET IC	PA 051
STOP	PA 051
STORE/DISPLAY	PA091
SYS RESET	PA 061
SYS SUB SYS	PA 061
	.,,,,,,,

Registers

A REG BYTE O BITS P-1	RA111
A REG BYTE O BITS 2-4	RA112
A REG BYTE 0 BITS 5-7 A REG BYTE 1 BITS P-1	RA 121 RA 122
A REG BYTE 1 BITS 2-4	RA 131
A REG BYTE 1 BITS 5-7	RA 132
A REG BYTE 2 BITS P-1	RA 141
A REG BYTE 2 BITS 2-4 A REG BYTE 2 BITS 5-7	RA 142 RA 151
A REG BYTE 3 BITS P-1	RA 152
A REG BYTE 3 BITS 2-4	RA 161
A REG BYTE 3 BITS 5-7	RA 162 RR 111
AB RETRY BYTE O BITS P-1 AB RETRY BYTE O BITS 2-4	RR112
AB RETRY BYTE OBITS 5-7	RR113
AB RETRY BYTE 1 BITS P-1	RR 121
AB RETRY BYTE 1 BITS 2-4 AB RETRY BYTE 1 BITS 5-7	RR 122 RR 123
AB RETRY BYTE 1 BITS 3-7 AB RETRY BYTE 2 BITS P-1	RR 131
AB RETRY BYTE 2 BITS 2-4	RR132
AB RETRY BYTE 2 BITS 5-7	RR 133
AB RETRY BYTE 3 BITS P-1 AB RETRY BYTE 3 BITS 2-4	RR 141 RR 142
AB RETRY BYTE 3 BITS 4-7	RR 143
ACB REG	MC015
B REG BYTE O BITS P-1	RA113
B REG BYTE O BITS 2-4 B REG BYTE O BITS 5-7	RA 114 RA 123
B REG BYTE 1 BITS P-1	RA 124
B REG BYTE 1 BITS 2-4	RA 133
B REG BYTE 1 BITS 5-7	RA 134
B REG BYTE 2 BITS P-1 B REG BYTE 2 BITS 2-4	RA 143 RA 144
B REG BYTE 2 BITS 5-7	RA 153
B REG BYTE 3 BITS P-1	RA 154
B REG BYTE 3 BITS 2-4	RA 163
B REG BYTE 3 BITS 5-7 C REG BYTE 0,1,2,3 BIT P	RA 164 RC 111
C REG BYTE 0,1,2,3 BIT 0	RC121
C REG BYTE 0, 1, 2, 3 BIT 1	RC 131
C REG BYTE 0, 1,2,3 BIT 2	RC141
C REG BYTE 0, 1,2,3 BIT 3 C REG BYTE 0, 1,2,3 BIT 4	RC 151 RC 161
C REG BYTE 0, 1,2,3 BIT 5	RC 171
C REG BYTE 0, 1,2,3 BIT 6	RC 181
C REG BYTE 0,1,2,3 BIT 7 CF DATA REG BYTE 0	RC 191
CF DATA REG BYTE 1	KF014 KF015
CF DATA REG BYTE 2	KF016
CF DATA REG BYTE 3	KF017
CF DISK ADDR REG	KF031
CF DISPLAY REG CF COMMAND REG	KF035 KF034
CF SHIFT REG BIT P	KF012
CF SHIFT REG BIT 0-3	KF013
CF SHIFT REG BIT 4-7	KF012
D REG BYTE O BITS P-2 D REG BYTE O BITS 3-4	RA115 RA116
D REG BYTE O BITS 5-7	RA 125
D REG BYTE 1 BITS P	RA 125
D REG BYTE 1 BITS 0-1 D REG BYTE 1 BITS 2-5	RA 126
D REG BYTE 1 BITS 2-5 D REG BYTE 1 BITS 6-7	RA 135 RA 136
D REG BYTE 2 BITS P-2	RA 145
D REG BYTE 2 BITS 3-4	RA 146
D REG BYTE 2 BITS 5-7	RA 155
D REG BYTE 3 BITS P D REG BYTE 3 BITS 0-1	RA 155 RA 155
D REG BYTE 3 BITS 2-5	RA 165
D REG BYTE 3 BITS 6-7	RA 166
DIAGNOSTIC REG	RD021

	ESP A REG	RM61
	ESP B REG	RM81
	EXT INT REG BITS P-1	RM81
	EXT INT REG BITS 2-4	JAOI
		JA012
	EXT INT REG BITS 5-7	
	FTC REG BYTE 0 BITS P-2	RA115
	FTC REG BYTE 0 BITS 3-4	RA115
	FTC REG BYTE 0 BITS 5-7	RA 125
	FTC REG BYTE 1 BITS P	RA 125
	FTC REG BYTE 1 BITS 0-1	RA 126
	FTC REG BYTE 1 BITS 2-5	RA 135
	FTC REG BYTE 1 BITS 6-7	RA 136
	FTC REG BYTE 2 BITS P-2	RA 145
	FTC REG BYTE 2 BITS 3-4	RA 146
	FTC REG BYTE 2 BITS 5-7	RA 155
ì	FTC REG BYTE 3 BITS P	RA 155
	FTC REG BYTE 3 BITS 0-1	RA 156
	FTC REG BYTE 3 BITS 6-7	RA 156
	H REG BIT P	RH025
	H REG BITS 0-5	RH022
	H REG BITS 6-7	RH023
	H RETRY REG	RR 125
	HM RETRY REG	RR 115
	INTA REG BIT P	RJ013
	INTA REG BITS 0-6	
		RJ011
	INTB REG BIT P	RJ013
	INTB REG BITS 0-7	RJ012
	L REG	RLOII
	L RETRY REG	RR 144
	M REG BYTE 1 BITS 4-7	RM011
	M REG BYTE 2 BITS P	RM03
	M REG BYTE 2 BITS 0-3	RM03
	M REG BYTE 2 BITS 4-7	RM03
	M REG BYTE 3 BITS P	RM04
	M REG BYTE 3 BITS 0,2	RM04
	M REG BYTE 3 BITS 1,3	RM04
	M REG BYTE 3 BITS 4A, SA	RM21:
		RM22
	M REG BYTE 3 BITS 4B, 5B	
	M REG BYTE 3 BITS 6,7	RM05
	MB REG BYTE 2 BITS P-7	RM05
	MB REG BYTE 3 BITS 4,5	RM05
	MB REG BYTE 3 BITS 6,7	RM052
	M RETRY REG BYTE 2	RR 135
	M RETRY REG BYTE 3	RR 145
	MCK A BYTE 0 BITS 0-3,5,6	RE021
	MCK A BYTE 0 BITS 4,7,P	RE022
	MCK A BYTE 1 BITS P	RE036
	MCK A BYTE 1 BITS 0-4	RE023
	MCK A BYTE 1 BITS 5-7	RE024
	MCK A BYTE 2 BITS 0-1	RE031
	MCK A BYTE 2 BITS 2-3	RE032
	MCK A BYTE 2 BITS 4-7	RE033
	MCK A BYTE 2 BITS P	RE036
	MCK A BYTE 3 BITS 0-3	RE035
	MCK A BYTE3 BITS 4-7	RE034
	MCK B BYTE O BITS 0-3	RE041
	MCK B BYTE O BITS P	RE043
	MCK B BYTE O BITS 4-5	RE043
	MCK B BYTE O BITS 6-7	REO45
	MCK B BYTE 1 BITS P-3	KEU+3
	MODE REG	RM81
	MSKA REG	RJO11
	MSKB REG	
		R J011
	N REG BYTE 2 BITS P-2	RM033
	N REG BYTE 2 BITS 3-7	RM034
	N REG BYTE 3 BITS 0-3	RM045
	N REG BYTE 3 BITS 4-5	RM051
	N REG BYTE 3 BITS 6-7	RM052
	P REG BITS P-3	RPO11
	P REG BITS 4-7	RH012
	P RETRY REG	RR 124

S REG BITS 0, 1,3	RS115
S REG BITS 2,4-7	RS214
S RETRY REG	RR114
SYSTEM REG BYTE 0	RSOII
SYSTEM REG BYTE 1	RS011
SYSTEM REG BYTE 2	RS013
TA REG	PD011
TE REG	PD015
TI REG	PD021
TT REG	PD014
T REG BITS 0-3	RTO12
T REG BITS 4-7	RTO14
T RETRY REG	RR 134
Z REG BYTE 0 BITS 0-3	AL144
Z REG BYTE 0 BITS 4-7	AL134
Z REG BYTE 1 BITS 0-3	AL124
Z REG BYTE 1 BITS 4-7	AL114
Z REG BYTE 2 BITS 0-3	AL144
Z REG BYTE 2 BITS 4-7	AL134
Z REG BYTE 3 BITS 0-3	AL124
Z REG BYTE 3 BITS 4-7	ALI14

Functional Units

Functional Units	
A BYTE ASM CTRLS A BYTE ASM B ENTRY A BYTE ASM BYTE O BITS P-7 A BYTE ASM BYTE I BITS P-7 A BYTE ASM BYTE I BITS P-7 A BYTE ASM BYTE 3 BITS P-7 A BYTE ASM BYTE 3 BITS P-7	BA011 BA015 BA021 BA022 BA023 BA024 BA025 BA026 BA027 BA028
A BYTE CTRLS S/R	BA013
ACB M REG COMP ACB REG BYTE 0 ACB REG BYTE 1	MC013 MC015 MC017 MC016
ALU FUNCTION CTRS ALU GATE BA2 & BA3 HI & LO TO ALU 2 & 3 ALU BUS BYTE 2 BITS 0-7 ALU BUS BYTE 2 BITS 0-7 ALU BUS BYTE 2 BITS 0-7 ALU HI INPUT ASM CTRLS ALU LO INPUT ASM CTRLS ALU A SW GATE CTRLS ALU A SW GATE CTRLS ALU A INPUT BITS 4-7 ALU 2 A INPUT BITS 0-3 ALU 2 A INPUT BITS 0-7 ALU 3 A INPUT BITS 0-3 ALU 3 A INPUT BITS 0-3 ALU CARRY-IN LATCHES	AC011 BK011 AL113 AL123 AL133 AL143 BB111 BB121 AC012 AM011 AM012 AL131 AL132 AL141 AL142 AL111 AL112 AL121 AL122 AM014
ALU CARRY & COMPL CTRLS ALU IS BIT CARRY LOOKAHEAD ALU PARITY REBICIT & 48IT HS CHECK ALU PARITY PREDICT & 48IT HS CHECK ALU LOGICAL CHECK ALU LOGICAL CHECK ALU SEROR LAICHES ALU 2 48IT HS TRANSMITTS & CARRIES ALU 3 48IT HS TRANSMITTS & CARRIES ALU 4 48IT GROUP CARRY COLLECTION FS ALU 4 48IT GROUP CARRY COLLECTION FS	AC013 AM015 AL117 AL127 AL137 AL147 AD011 AM013 AD012 AL135 AL145 AL115 AL125 AL115 AL126 AL136 AL146
A-REG BYTE 0 BITS P-4 A-RLG BYTE 0 BITS 5-7 A-REG BYTE 1 BITS 5-7 A-REG BYTE 1 BITS 5-7 A-REG BYTE 2 BITS P-4 A-REG BYTE 2 BITS 5-7 A-REG BYTE 3 BITS 5-7 A-REG BYTE 3 BITS 5-7	RA111 RA112 RA121 RA122 RA131 RA132 RA132 RA141 RA162 RA151 RA152 RA161 RA162
B BYTE ASM CTRLS B BYTE CTRLS SYR B BYTE ASM 28 INPUT ASM BITS P-7 B BYTE ASM 38 INPUT ASM BITS P-7	BA012 BA013 BB112 BB123 BB113 BB122

BACK UP ASM BYTE 1 BITS P-7 BACK UP ASM BYTE 2 BITS P-7	RR126-RR128 RR136-RR138
BACK UP ASM BYTE 3 BITS P-7 BACK UP REG BYTE 0 BITS P-4	RR 146-RR 148 RR 116 RR 117
BACK UP REG BYTE 1 BITS P-7	RR 121-RR 123
BACK UP REG BYTE 2 BITS P-7	RR 131-RR 133
BACK UP REG BYTE 3 BITS P-7	RR141-RR143
BASIC ASM BYTE O BITS P-7	GB611-GB612
BASIC ASM BYTE 1 BITS P-7	GB621-GB622
BASIC ASM BYTE 2 BITS P-7	G8631-G8632
BASIC ASM BYTE 3 BITS P-7	G8641-G8642
B-REG BYTE O BITS P-4	RA113 RA114
B-REG BYTE 0 BITS 5-7	RA 123
B-REG BYTE 1 BITS P-4	RA124 RA133
B-REG BYTE 1 BITS 5-7	RA 134
B-REG BYTE 2 BITS P-4 B-REG BYTE 2 BITS 5-7	RA 143 RA 144 RA 153
B-REG BYTE 3 BITS P-4	RA 154 RA 163
B-REG BYTE 3 BITS 6-7	RA 164
B SOURCE BRANCH HI DECODE A	RM211 RM213
	RM212 RM213
B SOURCE BRANCH LO DECODE A B SOURCE BRANCH HI DECODE B	RM212 RM213
B SOURCE BRANCH HI DECODE B	RM222
B SOURCE BRAINCH EO DECODE D	AITELL
BRANCH HI-LO GATING B	RM223
BRANCHING CTRLS	RM042
CF CLOCK CTRLS LIGHTS IND	KF042-KF054
CF COMMAND REG CTRLS & DECODE	KF022-KF026
CF COMMAND REG	KF034
CF DATA REG BYTE 0	KF014
CF DATA REG BYTE 1	KF015
CF DATA REG BYTE 2	KF016
CF DATA REG BYTE 3	KF017
CF DA COMPARE	KF032
CF DATA CHECK CF DISPLAY CHECKS	KF011 KF035-KF041
CF DISK ADDR REG	KF031
CF READY & HEAD CTRLS	KF021
CF TRACK INC DEC CTRLS	KF033
CF SHIFT REG	KF012 KF013
CLOCK START CTRIS OSCILLATOR & DRIVE	VCM1 VC353
CLOCK START CTRLS OSCILLATOR & DRIVE CLOCK SYNC CHECK	KC021-KC253 RE045
CLOCK SYNC GATING	RD023
	NO CEO
CPT CONTROLS	CC211 CC215
CONSOLE ADDR COMPARE	PA341-PA351
CONSOLE CPU LAMPS & DRIVERS	PL141
CONSOLE CPU SYS CHECK CONSOLE LDF CHECKS LAMPS & DRIVERS	PL142 PL161-PL162
CONSOLE MATCH CIRCUITS	PM011
CONSOLE PUSH BUTTOM & ROTARY	PA251-PA331
CONSOLE ROLLER SW A REG DISPLAY	PL101-PL132
CONSOLE SW DATA ENTRY A & B	PA011 PA211
CONSOLE SW DATA ENTRY C & D	PA021 PA221
CONSOLE SW DATA ENTRY E & F	PA031 PA231
CONSOLE SW DATA ENTRY G & H	PA041 PA241
CONSOLE SWITCHES MISC	PA051-PA101
C-REG ASSEMBLY	RC112 RC122
C-REG ASSEMBLER	RC 162 RC 172
C-REG ASSEMBLER	RC182 RC192
C-REG ASSEMBLER	RC 142 RC 152
C-REG ASSEMBLER	RC132 RC134
C-REG CTRLS & SDBO	RC091 RC093

C-REG BYTES 0-3 BIT P C-REG BYTES 0-3 BIT 0 C-REG BYTES 0-3 BIT 1 C-REG BYTES 0-3 BIT 1 C-REG BYTES 0-3 BIT 2 C-REG BYTES 0-3 BIT 3 C-REG BYTES 0-3 BIT 3 C-REG BYTES 0-3 BIT 5 C-REG BYTES 0-3 BIT 5 C-REG BYTES 0-3 BIT 6 C-REG BYTES 0-3 BIT 7 C REG BYTE 0 DECODE 1-2 C REG BYTE 0 DECODE 1-2 C REG BYTE 0 DECODE 0-4 C REG BYTE 1 DECODE 0-7 C REG BYTE 2 DECODE P-7	RC111 RC121 RC131 RC141 RC151 RC161 RC171 RC181 RC191 DC011 DC012 DC013 DC014 DC022 DC022 DC023 BK012
DESTINATION BYTE CTRLS	KD011-KD015
DISPLAY ASM BYTE 0 DISPLAY ASM BYTE 1 DISPLAY ASM BYTE 2 DISPLAY ASM BYTE 3	PB011-PB015 PB021-PB025 PB031-PB035 PB041-PB045
D-REG BYTE 0 BITS P-4 D-REG BYTE 0 BITS 5-6 D-REG BYTE 1 BITS 0-5 D-REG BYTE 1 BITS 0-7 D-REG BYTE 2 BITS P-4 D-REG BYTE 2 BITS 5-7 D-REG BYTE 3 BITS 0-5 D-REG BYTE 3 BITS 0-5 D-REG BYTE 3 BITS 6-7	RA115 PA116 RA125 RA126 RA135 RA136 RA145 RA146 RA155 RE156 RA165 RA166
DIRECT CTRL INTERFACE DIRECT CTRL INTERF BUS TAG	WR071 JA021-JA151
DIAG REG DIAG CTRLS DIAG MANUAL CTRL DOC CTRL INTERFACE DOC CONSOLE MD WR CYCLE CTRL DOC CONSOLE WD DATA REG DOC CONSOLE KEYBOARD INTERFACE DOC CONSOLE KEYBOARD INTERFACE DOC CONSOLE REINTER W& CTRLS	RD021 RD022 KD111 KD112 WP011 WP012 PD012 PD013 PD015 PD021 PD022 PD031-PD121 PA361-PA381
EPSW A B REG	RM812
EXT ASM GATES EXT ASM GATES EXT ASM BYTE 0 BITS P-2 EXT ASM BYTE 0 BITS 3-7 EXT ASM BYTE 0 BITS 7-7 EXT ASM BYTE 1 BITS 3-6 EXT ASM BYTE 1 BITS 7-2 EXT ASM BYTE 1 BITS 1 & 5 EXT ASM BYTE 1 BITS 1 & 5 EXT ASM BYTE 1 BITS 6-7 EXT ASM BYTE 2 BITS 7-2 EXT ASM BYTE 2 BITS 7-2 EXT ASM BYTE 2 BITS 7-2 EXT ASM BYTE 2 BITS 7-4 EXT ASM BYTE 3 BITS 2-4 EXT ASM BYTE 3 BITS 2-4 EXT ASM BYTE 3 BITS 1 & 5 EXT ASM BYTE 3 BITS 6 & 7	8E111 BE121 BE151 BE161 BE112 BE113 BE114 BE122 BE123 BE132 BE134 BE134 BE134 BE146 BE152 BE153 BE153 BE154 BE162 BE163 BE164
EXT BUS IN DRIVERS BYTE 0 EXT BUS IN DRIVERS BYTE 1 EXT BUS IN DRIVERS BYTE 2 EXT BUS IN DRIVERS BYTE 2	RC211 RC212 RC221 RC222 RC231 RC232 RC241 RC242
EXT CTRL ASM MISC EXT CTRL ASM MISC EXT CTRL ASM MISC	DE001 DE002 DE003 DE004 DE005 DE006

EXT CTRL ASM SOURCE DECODE	DE011 DE012
EXT CTRL ASM SOURCE DECODE	DE013 DE014
EXT CTRL ASM SOURCE DECODE	DE015 DE016
EXT CIRL ASM SOURCE DECODE	DEGLO DEGLO
EXT INTERRUPT-REG P-0	RM813
EXT DECODE BFR	RR119 RR129
EXT DECODE BFR	RR 139 RR 149
EXT DESTINATION DECODE	DE021 DE023
EXT DESTINATION ADDRESS LT	DE022 DE024
EXT DEST X DECODE	DE026
EXT DEST Y DECODE	DE025 DE027
EXT FEATURE SOURCE DECODE	DF011-DF016
EXT INTERRUPT REG	JA011 JA012
EXP EXT ASM BYTE 0 BITS P-2	BF112 BF113
EXP EXT ASM BYTE 0 BITS 3-6	BF114 BF122
EXP EXT ASM BYTE 0 BIT 7	BF123
EXP EXT ASM BYTE 1 BITS P&O	BF122
EXP EXT ASM BYTE 1 BITS 2-4	BF123 BF124
EXP EXT ASM BYTE 1 BITS 1-	BF133
EXP EXT ASM BYTE 1 BITS 1&5	
EXP EXT ASM BYTE 1 BITS 6&7	BF134
EXP EXT ASM BYTE 2 BITS P-2	BF142 BF143
EXP EXT ASM BYTE 2 BITS 3-6	BF144 BF152
EXP EXT ASM BYTE 2 BIT 7	BF153
EXP EXT ASM BYTE 3 BITS P&O	BF162
EXP EXT ASM BYTE 3 BITS 2-4	BF153 BF154
EAF EAT ASM BYTE S BITS 2-4	BF163
EXP EXT ASM BYTE 3 BITS 1&5	
EXP EXT ASM BYTE 3 BITS 6&7	BF164
FTC ERROR BITS P-1	RA 125 RA 156
FTC ERROR BITS 6-7	RA 166
FLUSH THRU CHECK ERROR	RE025
FTC ERROR I & S/R	RA116
FTC ERROR 2	RA126 RA127
FTC ERROR 3	RA136 RA137
FTC ERROR 4	RA146 RA147
FTC ERROR 5	RA 157
FTC ERROR 6	RA 167
H-REG BITS 0-7	RH022 RH023
H-REG BACK-UP REG	RR125
H-REG PARITY CHECK	RH021
I/O REQUEST	RH032
, o	MITOUR
V ACM BITS O 7 I ATCHES	
K ASM BITS 0-7 LATCHES	BK015
K ASM FORCE BITS P,5-7	BK014
L-REG BITS P-7	RLOTT
L-REG BACK-UP REG	RR144
LS CONTROLS	MB111 RC092
LS GATES BYTES 0-3	LC011
LS A DEST ADDR LT X	LA212
LS A DEST ADDR LT Y	
	LA222
LS A B FAST X ADDRESS	LA011-LA018
LS A FAST Y ADDRESS	LA111-LA117
LS A SLOW X ADDR ASM	LA211
LS A SLOW Y ADDR ASM	LA221
LS B DEST ADDR LT X	LA232
LS B DEST ADDR LT Y	LA242
LS B FAST Y ADDRESS	LA121-LA127
LS B SLOW X ADDR ASM	LA231
LS B SLOW Y ADDR ASM	
LO DILOTT I AUDIT ASM	LA241
LS MISC X ADDRESS CTRLS	LA021-LA024
LS MISC Y ADDRESS CTRLS	LA031-LA034
LS 64 X 18 MONO BUFFER	LA311-LA347
LS SEL CHAN ADDR FORCE	
	88012
LS A B COMPARE ERROR 1&2	
LS A B COMPARE ERROR 1&2 LS A B COMPARE ERROR 3&4	RA117 RA127
LS A B COMPARE ERROR 182 LS A B COMPARE ERROR 384 LS A B COMPARE ERROR 586	

MANUAL STORE DISPLAY	KM011-KM031
MASK A-REG 4 INTRA REG	RJ011
MASK B-REG 4 INTRA REG	RJ012

MCK-REG CTRLS	RE011-RE015
MCK-REG A BYTE 0 BITS P-7	RE021 RE022
MCK-REG A BYTE 1 BITS P-7	RE022-RE024
MCK-REGA BYTE 2 BITS P-7	RE031-RE033
MCK-REG A BYTE 3 BITS P-7	KE034-RE036
MCK COUNTER	RE053
MCK-REG B BYTE 0 BITS P-7	RE041-RE045
MCK-REG B BYTE 1 BITS P-7	RE046-RE051
MCK-REG B BYTE 3	RE052
MEMORY CTRL	MS011-MS015
M-REG DATA GATES A&B	RM111 RM114
M-REG DATA GATES A&B	RM114-RM124
M-REG SET-RESET CTRLS	RM112 RM113
M-REG SET-RESET CTRLS	RM122
M-REG LATE SET-RESET CTRLS	RM123
M-REG DUP CHECK ASM	RM061-RM064
M-REG DUP CHECK	RD024
	PM013
MB REG BYTE 3 BITS P-3	RM035
MB-REG BYTE 2 BITS P-7	KMUSS
M1 REG	MC011 MC022
M2 REG BYTE 1 CTRL	MC014
M2-REG BACK-UP	RR 135
M2-REG PRE ASM P-7	RM021
M2-REG BYTE 2 BITS P-3	RM031 RM033
M2-REG BYTE 2 BITS 4-7	RM032
M3-REG BITS P, 0, 2	RM041 RM043
M3-REG BITS 1.3	RM044
M3-REG BITS 6-7	RM052
M3 BITS 4-5 ASM A	RM214 RM215
M3 BITS 4-5 ASM B	RM224 RM225
M3-REG PARITY GEN & CHECK	RM065
M3-REG BACK-UP	RR145
MPX INTERFACE	WA011
MPX CHANNEL TAGS & REG & DECODE	FA011-FA151
M2-REG BYTE 2BITS P-2	RM033

NOTE: I-Cycle HDV RUXXX and RVXXX

NOTE: ECC board logics are the SQXXX pages.

One set of logics serve internal and external storage. The entry and exit pages differ, and have separate page numbers, ie,

SQ800 - Internal SQ130 - Internal SQ805 - External SQ145 - External

NOTE: Power logics for:

Stage I Stage II


YE YB - Power logic pages YD YA - Voltage detection

board pages

							s '	YSTE	4 (HECH	< S														S	YSTE	М	CHEC	KS							
	R	R	R	\bigcirc	R	\bigcirc	R	R	R	R	R	${\color{red} {\mathbb{R}}}$	R	\bigcirc	\bigcirc	\bigcirc	R	\bigcirc	R	R	R	\bigcirc	\bigcirc	R	\bigcirc	R	R	R	R	0	0	0	0	\bigcirc	\bigcirc	\overline{C}
IND NAME	CPU	RETRY	CLOCK SYNC		DIAGN STOP		M REG COMP	SAR		SDBO	BYTE		STOR PROT				SEL CHAN		HDW	DBL BIT	BUSY			I CYCLE HDW		LRU	DR X LA MULTI MATCH	NO							POWER	THEF
DRIVER	PL142	PL152	PL142		PL 142		PL141	PL142	PL142	PL142	PL142	PL151	PL142				PL142		PL151	PL151	PL151			PL151		PL152	PL151	PL151							YD612	YD6
OURCE	RE011	RS011	RE045		KF025		RE046	RE041	RE041	RE041	RE041	RE051	RE043				GA111		RE051	RE051	RE051			RE051		RE044	RE044	RE044							YD721	YD7

								СР	U	STA	TUS										C	NSO	LE	FILE					С	ONSO	LE	FILE	RE	GIST	ERS	
	0	0	0	0	0	0	0	0	0	A	0	0	0	A	0	0	0	A	R	R	R	R	R	R	0	0	0	A	0	0	0	\bigcirc	0	0	0	\bigcirc
IND NAME	EXE CPLT	ADR COMP MATCH	CLOCK	CORR	STOR 1	TRAP 1	TRAP 2 CLE	ı	SHARE	SNG ECC THLD	EC MODE		X LATE	TOD CLOCK INVLD	LOG PRES	SNG ECC			DATA	CMND REG		BYTE CNTR	PAUSE	CPU CLOCK START			CNTR MATCH	Р	0	1	2	3	4	5	6	7
DRIVER	PL141	PL141	PL141	PL141	PL141	PL152	PL161	PL152	PL152	PL161	PL141	PL152	PL152	PL151	PL141	PL151	PL141	PL141	PL161	PL161	PL161	PL161	PL161	PL161			PL161	PL162	PL162	PL162	PL162	PL162	PL162	PL162	PL162	PL162
SOURCE	KM024	KM024	PM021	PM022	KM024	KM024	RE053	RU054	JG032	RE062	RE011	RE053	RM074	CT112	RS011	RE051	KF042	RS013	KF042	KF036	KF036	KF071	KF022	KF022			KF071	KF035	KF072	KF072	KF072	KF072	KF072	KF072	KF072	KF072

POWER ON YE280



Position 3 Control Register

	MICROPROGRAM CONTROL REG BYTE 0	Р		P	MICROPROGRAM CONTROL REG BYTE 2	Р	MICROPROGRAM CONTROL REG BYTE 3
1 000	WORD TYPE		MICROPROGRAM CONTROL REG BYTE 1		IF STOR 1 CYCLE OFF	CREG	= NEXT CONTROL WORD
HEG	0 1 2 3				NOTE IF STOR 1 CYCLE ON C	REG :	CURRENT CONTROL WORD
RC11	1 RC121 RC131 RC141 RC151 RC161 RC171 RC181 RC191 R	RC111	RC131 RC131 RC141 RC151 RC161 RC171 RC181 RC191	RC111	RC121 RC131 RC141 RC151 RC161 RC171 RC181 RC191	RC111	RC121 RC131 RC141 RC151 RC161 RC171 RC181 RC191

Position 4 MB 2, MB 3, N2, N3

MB		STORAGE BACKUP ADR REG BYTE 2	Р	STORAGE BACKUP ADR REG BYTE 3		NEXT CONTROL WORD ADR REG BYTE 2	P	NEXT CONTROL WORD ADR REG BYTE 3
REC	· >			S OF LAST CONTROL WORD EXECUTED	N			T CONTROL WORD ADDRESS
<u> </u>				MB REG = BYTE 2 and 3 OF DATA ADDRESS	REG	NOTE IF TRAP 1 CYCLE ON N		
RMO	85 RM035 RM03	35 RM035 RM036 RM035 RM035 RM035 RM035	RM073	RM073 RM073 RM073 RM073 RM051 RM051 RM052 RM052	RM033	[RM033] RM033 [RM033 RM034 RM034 RM034 RM034 RM	1034 RM045	RM045 RM045 RM045 RM045 RM051 RM051 RM052 RM052

Position 5 B-Register

	B REGISTER BYTE 0	Р	B REGISTER BYTE 1	Р	B REGISTER BYTE 2 P B REGISTER BYTE 3
REG	>				B-REGISTER BYTES 0.1 = INPUT TO Z REG BYTES 0.1 NOTE B-REGISTER BYTES 0.3 = B SOURCE INPUT TO ALU/OUTPUT FROM B LOCAL STORAGE
RA11	RA113 RA113 RA114 RA114 RA114 RA123 RA123 RA123	RA124	RA124 RA142 RA133 RA133 RA133 RA134 RA134 RA134	RA143	3 RA143 RA143 RA144 RA144 RA144 RA153 RA153 RA153 RA153 RA153 RA154 RA154 RA154 RA163 RA163 RA163 RA164 A164 RA164

Position 6 Z-Register

7	Z REGISTER BYTE 0	P	Z REGISTER BYTE 1	Р	Z REGISTER BYTE 2	Р	Z REGISTER BYTE 3
REG	>				Z-REG BYTES 0.3 OUTPUT CO		
AL147	AL144 AL144 AL144 AL144 AL134 AL134 AL134 AL134 AL134	AL127	AL124 AL124 AL124 AL124 AL114 AL114 AL114 AL114	AL137	Z-REGISTIESUS INFULTO		REGS AND D REG

Position 7 D-Register

D	D REGISTER BYTE 0	Р	D REGISTER BYTE 1	Р	D REGISTER BYTE 2	Р	D REGISTER BYTE 3
REG	<i>></i>				NOTE D REGISTER BYTES 0 3 = OUTPU	T FROM	M Z REGISTER IN LSST CYCLE
RA115	RA115 RA115 RA115 RA116 RA116 RA125 RA125 RA125	RA125	RA126 RA126 RA135 RA135 RA135 RA135 RA136 RA136	RA145	RA145 RA145 RA145 RA146 RA146 RA155 RA155 RA155	RA155	RA156 RA156 RA165 RA165 RA165 RA166 RA166

Position 8 MC Register (MCKA External Address 06)

	150	LSE	B IS	. Δ	ISB	DEST	LA A.B	15			ACB	COMP		н	T	Р	т	1		ALU2	ALU2		В	А	В	7	п		EXT	EXT	TXT	EXT	INTV	s		
MCK	SOR			EST					REG	P	1		FLUSH	REG	- 1	REG	REG	REG	Р	HALF	HALF	ALU	REG	REG	REG	REG	REG	P		ESDT			TIMER	REG	TOD	cs
	ADF	R ADE	R A	DR	ADR	CTRL	ADR	ASM	PTY		PTY	COMP	THRU	PTY		PTY	PTY	PTY		SUM	SUM	LOGL	SHIFT	SHIFT	SHIFT	PTY	PTY		×	Y	Υ	AMS	PTY	DUP	CLOCK	ADR
RE022	RE02	1 RE02	21 REC	021 F	RE021	RE022	RE021	RE021	RE021	RE022	RE023	RE023	RE023	RE023	R	E024	RE024	RE024	RE036	RE031	RE031	RE032	RE031	RE033	RE033	RE033	RE033	RE036	RE035	RE035	RE035	RE035	RE034	RE034	RE034	RE034

Position 3 S.P.T.L Registers

	$\sqrt{}$										LOCA	STORA	GE OR E	XTERN	AL ADD	RESSING	i .	7		T.111	CII		Τ.		_		$\overline{}$		L	OCAL ST	ORAGE I	NDIRECT A	DDRESSING	G
REG) TR	RUE PMT	BIT 1	Z = 0	BIT 0	Z HI ZERO	Z LO ZERO	GENERAL PURPOSE	REG	A EXP	}	P HIGH		B EXP		P LOW		REG	}	T HI	2	3	2	1	2	1	REG		LH	IGH			LOW	
RS11	6 RS	S115	RS115	RS124	RS115	RS214	RS214	RS214 RS214	RP01	RP011	RP011	RP011	RP011	RP012	RP012	RP012	RP012	RP014	RT012	RT012	RT012	RT012	RT013 F	RT013	RT013	RT013	RL011	RL011	RL011	RL011	RL011 F	RL011 RL0	1 RL011	RL011

Position 4 System Register

SYS	MACH		MACH	3210	$\overline{}$	SUB	SELR	LS	SYS	T	CPU	SAR			SYS	TIMER		SYS \	T		CNSL	$\overline{}$	01 PWR RST	т —	1	1		T	_	1 1	NO IFA	$\overline{}$	_	T-
		RETRY				BLOCK							PSW	1 1	CTRL		۱ ۱	REG	SYS	1 ,	FILE	CE	10 SUB LOAD		INST	Н	MACH	· [CPU		I sx4		I	DOCM
			MARK			MODE		MODE		/	FORCE			l i	IRPT	FORCE	١,		CLEAR	IMPI	WAIT		11 SYS LOAD		PROC	REG	CHECH				SX2.3		IFA	A/D
RS011	RS011	RS011 R	3S011	RS011		RS011	RS011	RS011	RS012		RS012			N/A	RS012	RS012	N/A		RS013	RS013	RS013		RS013 RS013				5 RH022			RH02		2 RH02	_	RH023

Position 5 Chan Interface, See Notes 2 and 4 (Page 5-12)

FTO	X	CYL	HEAD	DIFF	CTRL	CUA L	D { :	SPF TAG	S	FTI	128	64	32	16	8	4	2	1	FBO				FILE BL	JS-OUT				FDR)	Γ			FILE D	ATA REG	ISTER		
GTC	X	OP-O	SEL)	ADR-0	CMD)	SERV-0	DATA-	OSUP-O	TAGS	GTI	OP I	ADR-I	STATI	SERV-I	SELI	DATA	REQI	DISCI	GO			SELECT	OR CHA	NNELB	US OUT			GR			SELECT	OR CHA	NNEL D	ATA REC	GISTER	
MTC) X	OP-O	SEL O	ADR-0	CMD-0	SERV (DIRPT	SUP-O	OUT	MTI	OP I	ADR-I	STATI	SERV-I	SEL-I	REQ-I	TRAP	DISCI	MBI					ANNEL	BUS IN			мво			MUL.	TIPLEX	CHANNE	L BUS-C	DUT	
JK11	4 J	K112	JK112	JK112	JK112	JK112	JK112	JK112	JK112	JK214	WF 101	WF 101	WF101	WF101	WF101	WF101	WF101	WF101	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK412	JK411	JK411	JK411	JK411	JK411	JK411	JF412	JK412
GB61	2 0	3B313	GB213	GB312	GB312	GB113	GB113	GB212	GB612	GB622	GB621	GB621	GB621	GB621	GB621	GB621	GB621	GB621	GB082	GB082	GB082	GB082	GB082	GB082	GB082	GB082	GB082	GB611	GB611	GB611	GB611	GB611	GB611	GB611	GB611	GB611
FA01	3 F	A013	FA013	FA013	FA013	FA013	FA013	FA013	FA013	FA012	FA012	FA131	FA131	FA131	FA141	FA141	FA012	FA141	FA111	FA111	FA111	FA111	FA121	FA121	FA121	FA121	FA131	FA014	FA014	FA014	FA014	FA014	FA014	FA014	FA014	FA014

Position 6 Chan Word A, See Notes 3 and 4 (Page 5-12)


FFL							CS CT		ECS \									FST	CHAN	IRPT	CUE	сив			GATE	GATE	FGL	COUNT	COUNT	GR	IRPT	SHARE		POSI	TION
-	- L	cc	SLI	CVID	ALLOW	IN	READY	OUT)	901		PROG	PROT	DATA	CTRL	INTF	CHAIN		BUSY	LTH	POLL		DCC	CMD	Α .	В	 -	READY	ZERO	FULL	CND	ERROR		COD	E
GE/		CC	SEI	JICIF	HALT	N FWD	IN BWD	001	GE /	FCI		CHK	CHK	CHK	CHK	CHK	CHK	GS/	4		CTRL	PRIME	MODE	RETRY			GL/								
	JK111	JK111	JK111	JK111	N/A	JK512	JK512	JK512	JK214	JK111	JK513	JK212	JK212	JK212	JK212	JK212	N/A	JK314	JK313	JK313	JK313	JK313	N/A	N/A	JK313	JK313	JK414	JK512	JK512	JK511	JK416	JK513	N/A	JK612	JK612
GB611	GB712	GB712	GB712	GB712	GB313	GB412	GB412	GB412	GB621	GB721	GB411	GB411	GB411	GB411	GB412	GB114	GB513	GB631	GB213	GB213	GB313	GB211	GB213	GB513	GB633	GB643	GB641	GB413	GB413	GB311	GB413	GB412	N/A	GB711	GB711

Position 7 Chan Word B, See Notes 3 and 4 (Page 5-12)

	∇				DISK	STATUS	5			EHC			HE	AD CYLI	NDER S	NITCHES	3		FED	1		CE I	NLINE	DISPLAY	REGIST	ER		EMOD		MODULE	SELEC	TED	SE	LECTE	MODU	LE
F	os y T		ON			PACK		MULTI	SEEK	FRC /	128	64	32	16	8	4	2	1		BFR		CD	BFR		GC	L		FMOD	0	1	2	3	4	5	6	7
	_/1	BUSY	LINE	UNSA	E	CHNG	EOC	MOD	ICPTL	GBF		BF 6	BF-5	BF-4	BF 3	BF 2	BF 1	BF 0	GCT	CTL CK		REQ	PTN	0	1	2	3			GDL-0	GDL-1	GBP	0	1	2	3
JK	114	WF101	WF101	WF101	N/A	WF101	WF101	JK511	WF 101	JK214	WF 102	WF 102	WF102	WF102	WF 102	WF102	WF 102	WF 102	JK314	JK312	JK312	JK312	JK312	JK312	JK312	JK312	JK312	JK414	JK611	JK611	JK611	JK611	JL511	JK511	JK511	JK511
N	/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	GC621	N/A	GC311	GC311	GC311	GC311	GC312	GC312	GC312	GC632	GC513	N/A	GC413	GC412	GC412	GC412	GC412	GC412	N/A	N/A	GC414	GC414	N/A	GC411	GC411	GC411	GC411

Position 8 Chan Word C, See Notes 3 and 4 (Page 5-12)

ĺ		- 1								FCH \	<u> </u>			COUNT	ER HIGI	Н			FCL \				COUNT	R LOW				FOP \	l	,	ADR		INDEX		
											32K	16K	8K	4K	2K	1K	512	256		128	64	32	16	8	4	2	1		READ	WRITE N	MARK SR	CH SCAI	N START	FORMAT	SKIP
GB.	-0 X			SEL	CHAN	BUFFER	BYTE 0	!		GB 1									GB 2	1		SEL	CHAN	BUFFER,	BYTE 2			GB-3			SEL CHA	N BUFFER	, BYTE 3		
N/A	4	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	JK211	JK211	JK211	JK211	JK211	JK211	JK211	JK211	JK211	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK311	JK412	JK411 .	JK411 J	K411 JK	111 JK41	1 JK411	JK412	JK412
GC1	15 0	GC115	GC11	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC115	GC114	GC114	GC114	GC114	GC114	GC114	GC114	GC1,14	GC114	GC114	GC114	GC114 G	GC114 GC	114 GC11	4 GC114	GC114	GC114



CONTROL COMMANDS

Command	Mnemonic	Hex
Compact Data Mode	MODE=DATA	00/10
File Pause	FILEPAUSE	00/11
Byte Check	NOP	02/12
Diagnostic Mode 3	MODE=D3	03/13
M-Register Duplicate Check	STP=M-DUP	04/14
S-Register Duplicate Check	STP=S-DUP	05/15
ALU Check	STP=ALU	06/16
C-Register Parity Check	STP=C-PTY	07/17
Advance Byte Counter by +17	BYTCTR + 17	08/18
Diagnostic Stop	DIAG=STOP	09/19
Force Parity CFDA/CMMD Regs	CMD&ADR-P	0A/1A
Error Check	STP=NO-CK	0B/1B
Diagnostic Mode 1	MODE=D1	0C/1C
Diagnostic Mode 2	MODE=D2	0D/1D
Diagnostic Mode Normal	MODE=NORM	0E/1E
Reset CF Checks	RST-CHKS	0F/1F
File End	FILE-END	40/50
File Wait	FILEWAIT	41/51
Sector End	SEND	42/52
Conditional Sector End	SEND-IFMM	44/54
Set CFDA No Sector End	SET-CFDA	4A/5A
Extra Bit Check	EXTRA-BIT	4C/5C
Shift-Register Parity	SHIFT-PTY	4D/5D
Block Stop Bit	NO-STPBIT	4E/5E
Odd-Even Byte Check	INVRTBIT3	4F/5F

OPERATION COMMANDS

Command	Mnemonic	Hex
CFDR to C-Register	C=R	20
CFDR to C-Register and Execute	C=R,X	30
Disk to C-Register	C=LR	60
Disk to C-Register and Execute	C=LR,X	70
Disk to C-Register and Execute	C=LR,mmm	78
C-Register in Compare Mode		to
		7F
Execute C-Register with Direct	X,LS	80
Local Store Addressing, CFDR		
Data		
Execute C-Register with Direct	LR,X,LS	CO
Local Store Addressing, Disk		
Data		

CONSOLE-FILE DISK ADDRESS (CFDA) BYTE

- First byte read in any sector
- Contains sector address (track and sector)
- Address range is 00 to FF (256 sectors)

		C	FD.	A E	yte	e F	orn	nat			
	Track Sector										
Bit	0	1	2	3	4	5	6	7			
Bit Value	16	8	4	2	1	4	2	1			
Hex Value	8	4	2	1	8	4	2	1			

COMPARE MODE

When an operation's command is decoded, bit 4 is checked. When bit 4 is 1, the command is performed in compare mode. Compare mode is applicable only to commands 0010, 0011, 0110, 0111 (20, 30, 60, 70).

Execution of the word in the C-register results in setting up the next control word address in the M (N) register even though that address is not used to access the next control word.

M3 bits 3, 4, and 5 are frequently set according to the result of branch testing. Bits 5, 6, and 7 in a command byte specifying compare mode are compared to M3 bits 3, 4, and 5 so that setting of M3 bits 3–5 can be checked. To use comparison checking, the diagnostic programmer must set up the command byte bits 5–7 so that the next control word address is checked. Bits 5–7 of the command byte correspond to M3 bits 3–5 as follows.

Command Byte Bits	M3 Bit
<u>567</u>	345
000 001 010	000 001 010
111	111

If a mismatch occurs in compare mode checking, the diagnostic stop latch sets. The file and CPU operations stop, and the system diagnostic stop check indicator turns on. If the command byte bits 5–7 match M3 bits 3–5, the console file operation continues.

Function	Rate Switch	A/B Switch	C/D Switch	Diag/CF Control	Purpose
Read	Proc	T/S	xx	Read	Begin Reading from Selected Track/Section
Recycle	Proc	T/S	xx	Recycle	Recycle Selected Track/Sector
CE Mode	N/A	N/A	N/A	CE Mode	Continuous Power to File Independent of CPU Operation
Byte Counter Match	CF Byte Count Hdstp	T/S	Byte Count	Read	Hardstop Match on a Byte Count Value in Diagnostics Using CF Load/Execute in a Given Track/Sector
Byte Counter Sync	Proc	T/S	Byte Count	Recycle	Sync on a Given Byte Count in Diagnostics Using CF Load/ Execute Within a Track/Sector

_


CF ERROR CHECKS

The action that occurs when a CF error is detected depends upon the settings of the diagnostic/console file control and check control switches. Results for each combination of switch settings are shown in the following chart.

	CF Error C	Condition	s and Resul	ts	
듄	Diag CF/Control Switch	Read or	Process	Recy	cle
Switch	Check Control Switch	Process	Hard Stop	Process	Hard Stop
	Byte Cntr Cmnd Reg Disk Addr Reg Pause	Stop	Stop	Restart	Stop
۾	CPU Clock Start	Stop	Stop	Restart	Stop
Check Condition	Data Checks Even-Odd Check Out of Sync/ Missing Bit Extra-Bit Check Shift-Reg Parity Error	16 Retries	Stop (Read) 16 Retries (Process)	16 Retries	Stop
	Diagnostic Stop (See 3145 MDM Diag 1-41)	Stop	Stop	Restart	Stop


BYTE FORMAT

• Ten-Bit Positions For Each Byte



Sector Format

• Maximum of 255 Bytes per Sector




Word MPX		Byte 0 MTO		Byte 1 MTI	Byte 2 MBI	Byte 3 MBO
	0	Operational-out	0	Operational-in	В	В
	1	Select-out	1	Address-in	U	U
	2	Address-out	*2	Status-in signal	S	S
	3	Command-out	*3	Service-in signal		
	4	Service-out	4	Select-in	ı	0
	5	Interrupt	5	MPX-request in	N	U
	6	Suppress-out	6	MPX or Cons Req In		Т
	7	MPX check	7	Disconnect-in		
Note:				*Bits 2-3		
Bits 2 ar	nd 3	of MTI are logical	funct	tions 00 = Op-in	up	
of the in	terf	ace 'service-in' and	'stat	us-in' 01 = Servic	e-in up	
lines.				10 = Status	s-in up	
				11 = Opera	tional-in de	own


TERMINATOR PART NUMBERS

System/360	System/370

Bus – 5440649 2282675 TAG – 5440650 2282676


MPX CHANNEL DATA FLOW






Column	A	В	С	D	E	F	G	н	ı	J	к	L	м	N	0	Р
UNIT/UCW ADDRESSES	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E	10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F	20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E	40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4F	50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E	60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E	70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7D 7E 7F	80 81 82 83 84 85 86 87 88 88 89 80 80 80 80 80 80 80 80 80 80 80 80 80	90 91 92 93 94 95 96 97 98 99 90 90 90 90 90 90 90 90 90 90 90 90	These Addresses Share UCW 02 These Addresses Share UCW 02 VA V	Hese Addresses Share UCW 03 These Addresses Share UCW 03 These Addresses Share UCW 03 BE BE BE	These Addresses Share UCW 04 C1 C2 C3 C5 C4	D0 D1 D2 D5	These Addresses Share UCW 06 E1 E2 E3 E4 E6 E6 E7 E8 E8 E ED EE EF	These Addresses Share UCW 07 These Addresses Share UCW 07 E 24 E 25 E 25 E 35
Column ID	A	В	С	D	E	F	G	н	1	J	к	L	М	N	0	Р
16 UCW other add up to 7F into A	dress	А	А	А	А	А	А	А	served	for shared	128 UCW s I UCW add he correct	ressing Th				
32 UCW address u folds into	p to 7	F	А	В	А	В	А	В								
64 UCW 7F folds				up to	А	В	С	D								
128 UCW	V s, no	addres	s foldii	ng												
256 UCV	V s The	re are	256 un	ngue U	CW add	dresses	No fo	lding	ermitted	- No share	d unit add	resses - All	valid uns	hared		

SELECTOR CHANNEL DATA FLOW





C-Register Share Words (With Buffer)

	00	0	0	C1	o	C2	S	C3
	0123	4567	1234	4567	0123	4567	0123	4567
Output	0100	0000	1011	1000	0000	1100	0000	1000
In Fwd	0100	1000	1000	1000	0000	1100	0000	1000
In Bwd	0100	1000	1000	1100	0000	1100	0000	1000
Skip	0100	1000	1000	0100	0000	1110	0000	1000

C-Register Share Words (Without Buffer)

	Ö	00	ပ		ပ	C2	ပ	C3
	0123 4567	4567	0123	4567	0123	4567	0123	4567
Output	0110	0000	1011	1000	0000	1100	0000	1000
In Fwd	0110	1000	1011	1000	0000	1100	0000	1000
In Bwd	0110	1000	1011	1100	0000	1100	0000	1000
Skip	0110	1000	1011	0100	0000	1110	0000	1000

These words are hardware forced into the C-register on a share cycle. NOTE:

ANDARD DEVICE ADDRESS	LJ
I/O Unit	Addres
1052/2150 System Console (1)	01F
1052/2150 System Console (2)	21F
1052/2150 System Console (3)	009
1052/2150 System Console (4)	209
1052/2150 System Console (5)	309
2301 Drum Storage (1)	1CE
2301 Drum Storage (2)	2CE
2303 Drum Storage (1)	197
2303 Drum Storage (2) 2305 FHSF Model 1	297 1F0
2305 FHSF Model 1	2F0
2305 FHSF Model 1 2305 FHSF Model 2	1D0
Model 2	2D0
2311 Disk Storage Drive (1)	190
2311 Disk Storage Drive (2)	191
2311 Disk Storage Drive (3)	192
2311 Disk Storage Drive (4)	193
2311 Disk Storage Drive (5)	290
2311 Disk Storage Drive (6) 2311 Disk Storage Drive (7)	291 292
2311 Disk Storage Drive (7) 2311 Disk Storage Drive (8)	292 293
2314/2319 Direct Access Stg (1)	130
2314/2319 Direct Access Stg (2)	131
2314/2319 Direct Access Stg (3)	132
2314/2319 Direct Access Stg (4)	133
2314/2319 Direct Access Stg (1)	230
2314/2319 Direct Access Stg (2)	231
2314/2319 Direct Access Stg (3)	232
2314/2319 Direct Access Stg (4)	233
2400 Tape (1) 2400 Tape (2)	180 181
2400 Tape (2)	182
2400 Tape (4)	183
2400 Tape (4) 2400 Tape (5) 2400 Tape (6)	184
2400 Tape (6)	280
2400 Tape (7)	281
2400 Tape (8)	282
2400 Tape (9) 2400 Tape (10)	283 284
2540 Card Read Punch (Reader) (1)	284 00C
2540 Card Read Punch (Punch) (1)	000
2540 Card Read Punch (Reader) (2)	200
2540 Card Read Punch (Punch) (2)	20D
1442-N1 Card Read Punch (1)	00A
1442-N1 Card Read Punch (2)	20A
1403 Printer (1)	00E
1403 Printer (2)	20E
1443 Printer (1) 1443 Printer (2)	00B 20B
	206
3211 Printer (1) 3211 Printer (2)	
3330 Disk Storage (1)	150
3330 Disk Storage (2)	151
3330 Disk Storage (3)	152
3330 Disk Storage (4)	153
3330 Disk Storage (1)	250
3330 Disk Storage (2)	251
3330 Disk Storage (3) 3330 Disk Storage (4)	252
3505 Card Reader 1	253
3525 Card Punch 1	00C 00D
3505 Card Reader 2	20C
3525 Card Punch 2	20D

Pointer Adr ---B000 B008 B010 B018 B020 B028 B030 B038 Device Adr -00-07 08-0F 10-17 18-1F 20-27 28-2F 30-37 38-3F 0002 0002 0002 0002 0002 0002 0002 0002 9088 9100 9080 9108 B002 B₀0A B012 B01A B022 B02A B032 B03A Initial Value 40-47 48-4F 50-57 58-5F 60-67 68-6F 70-77 78-7F Assigned. 0002 0002 0002 0002 9100 B004 B00C B014 B01C B024 B02C B034 B03C 80-87 88-8F 90-97 98-9F A0-A7 A8-AF B0-B7 B8-BF 9001 9001 0003 0003 B006 B00E B016 B01E B026 B02E B036 B03E

B13C B8-BF 0002
B13E F8-FF 00 0 2

			J = 1	 			
B200 00-07 0002				B300 00-07 0002			
B202 40-47 0002				B302 40-47 0002			
			B23C B8-BF 0002				B33C B8-BF 0002
			B23E F8-FF 0002			\	B33E F8-FF 0002
	Cha	nnel	3	(Chan	nel 4	4

BLOCK MULTIPLEX FEATURE

UCW Pointer Table Channel 1

E8-EF

F0-F7

F8-FF

UCW Pointer Format 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7

C8-CF

9009

D0-D7

C0-C7

9009

00 = Unshared/Assigned/DCC Allowed

E0-E7

01 = Shared


10 = Unassigned

D8-DF


11 = DCC Not Allowed

Note: See the appendix section of the FETM manual for details of the Block Multiplex Plug card.


UCW POOL




UCW ASSIGNMENT REGISTERS



UCW FORMAT





Select	Test
0	Read Single Track
1	Restore Seek
2	Write Single Track
3	Disk Speed
4	Read Full Cylinder
5	Restore Seek
6	Write Full Cylinder
7	Cylinder Address Register
8	Chaining Test
9	Forward-Backward Seek
Α	Write Single Track
В	Sequential Seek
С	Chaining Test
D	Backward-Forward Seek
Ε	Write Full Cylinder
F	Unsafe Condition

The specified test is performed once by the diagnostic controls and then a 200-millisecond time-out is taken to allow the customer's program to regain control. The test is repeated at the end of the time-out if the IFA control unit is not busy. The diagnostic operation normally stops with errors indicated on the CE panel. The error indications can be disabled to allow scoping or other observation of the operating conditions.

WARNING

- *In-line diagnostics should not be running when customer performs an IPL.
- *In-line diagnostics affect customer's throughput. Record test results and analyze offline. Use FD test box whenever possible.

HEX	INDICATION
01	No Record Found.
02	Return to Head 00 Failed.
02	Failed to detect index at maximum interval
	(Test 3)
04	Return to Cylinder 000 Failed.
04	Index pulses occurring to close together. (Test 3)
08	Seek 2nd Pass Failed (Dif not = Sw)
08	Index pulses occurring too far apart. (Test 3)
80	CAR failed to restore to original address. (Test 7)
09	CAR failed to reset to 00.
0A	CAR failed to load to FF.
0B	CAR failed to load to value in CE head/cylinder
	switches.
0C	Seek Fwd/Bkwd Diff of Sw Failed.
OC	Index trap occurred before head conditioning.
	(Test 3)
0E	Write Test not Allowed (Def/Alt)
0F	Head Selected not Equal to Switches.
10	No module selected.
11	Machine check during inline.
13	An R0 key field was detached.
FF	Gated attention failed to reset.
	1

UNSAFE TEST INDICATIONS

HEX	INDICATION
06	Unsafe indicator set.
07	EOC indicator set.
0A	Both unsafe and EOC set.
A1	Failed to set EOC with advance to head-20
B-	Force multiple head select (Y4 + Y8).
C-	Force read and erase gates.
D-	Force write gate without erase gate.
E-	Force erase gate and seek start.
-2	Failed to reset Unsafe at Index (with head- tag and bus-out 1).
-4	Failed to set Unsafe indicator.
-8	Unsafe set at entry of force test.

GENERAL STATUS INDICATIONS

HEX	INDICATION			
21	Drive Read/Write Failure.			
to	Bit-0 = 0			
3F	Bit-1 = 0			
	Bit-2 = 1			
	Bit-3 Write Current Failure.			
	Bit-4 Data Check Occurred.			
	Bit-5 Missing Address Mark.			
	Bit-6 High Compare Detected.			
	Bit-7 Low Compare Detected.			
41	Control Unit failure.			
to	Bit-0 = 0			
7F	Bit-1 = 1			
	Bit-2 Channel Data or Control Check.			
	Bit-3 Data or Command Overrun.			
	Bit-4 Cyclic Code Hardware Error.			
	Bit-5 Write Track Overrun.			
	Bit-6 Bus-Out Parity Error.			
	Bit-7 Serializer/Deserializer Error.			
81	Disk status displayed.			
to	Bit-0 = 1			
FF	Bit-1 Off Line			
	Bit-2 Unsafe.			
	Bit-3 Busy.			
	Bit-4 Pack change.			
	Bit-5 EOC detected.			
	Bit-6 Multi-module selected.			
	Bit-7 Seek incomplete.			

RECOMMENDED TEST SEQUENCE

No.	Test Operation	
7	Cylinder Address Register Test	
3	Disk Speed Test	
0	Read Single Track Test	
4	Read Full Cylinder Test	
F	Unsafe Condition Test	
2,A	Write Single Track Test	
6,E	Write Full Cylinder Test	
1,5	Restore Seek Test	

IFA SENSE INFORMATION

	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
0	Command Reject	Data Check in Count Field	Unsafe	Busy		
1	Intervention Required	Track Overrun		Online		
2	Bus-Out Parity	End of Cylinder	Serdes Check	Unsafe	Disk	Overflow
3	Equipment Check	Invalid Sequence	Selected Status	Write Current Sense	Drive	Incomplete
4	Data Check	No Record Found	Cyclic Code Check	Pack Change	Physical	Information
5	Overrun	File Protected	Unselected File Status	End of Cylinder	Identifi- cation	
6	Track Cond Check	Missing Address Marker		Multi- Module Select		
7	Seek Check	Overflow Incomplete		Seek Incom- plete		


Byte 4 Byte 5

Hex Value	Physical Drive	Hex Value	Interrupted Condition
00	Α	06	Read Command in Progress
01	В	05	Write Command in Progress
02	С	25	Srch KD Equal — Record Equal to This Point
03	D	45	Srch KD High — Record Equal to This Point
04	E	65	Srch KD Equal or High — Record Equal to This Point
05	F	55	Srch KD (Any Type) Record Low to This Point
06	G		Srch KD Equal — Record Unequal to This Point
07	н	75	Srch KD High or High/Equal — Record
OF	Not Defined		High to This Point

IFA INFORMATION

Sync Bytes

- OD Home Address
 OB RO Count Field
- 0E RN Count Field 0A All Key Fields
- 09 All Data Fields



Byte Counter Decode

- 26 Set Gate Last Request Latch to Stop The Share Sycles for Write and Search OPs
- 25 Set End Data Field Latch for Read OPs
- 24 Cyclic Code
- 23 Cyclic Code
- 22 Drive Identifier
- 21 BCA (Bit Count Appendage)
- 20 Trap (D128) Mini Op End
- 15 Turn Off Erase Gate
- O Load Byte Counter and New Mini Op from FCH, FCL and FOP
- 1 Cmmd Overrun Gate (Interface Cntl Check)0-7 Control Addr Mark Bytes

Commands

			Hex Code	
	Command		Single	Multi-
	Туре	Command Name	Track	Track
	Control	Seek (BB CC HH) Seek Cylinder (CC HH) Seek Head (HH) Recalibrate No Operation Set File Mask Space Count Restore (2321 only)	07 0B 1B 13 03 1F 0F	-
	Sense	Test I/O Sense I/O	00 04	_
_	Read	Read Data Read Key-Data Read-Count-Key-Data Read Home Address Read RO Read Count Read IPL	06 0E 1E 1A 16 12 02	86 8E 9E 9A 96 92
	Write	Write Data Write Key-Data Write-Count-Key-Data Write Home Address Write R0 Write (Special) Count-Key-Data Erase	05 0D 1D 19 15 01	-
	Search	Search Equal ID Search High ID Search Equal-Hi-ID Search Equal Key Search High Key Search Equal-Hi Key Search Equal HA Search Equal HA Search High Key Data Search High Key Data Continue Scan Equal Continue Scan High Continue Scan High Continue Scan, No Compare Continue Scan, Set Compare	31 71 71 29 49 69 39 2D 4D 6D 25 45 65 55	B1 D1 F1 A9 C9 E9 B9 AD CD ED A5 C5 E5 D5

Seek Address

	Cell Number		Cylinder Number		Head Number	
Type	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5
2314	0	0	0	0-202	0	0-19

File Protection

The significance of the file mask bits is:

Inhibit all seek commands

	D4	
BO	В1	
0	0	Inhibit Write Home Address and Write R0
0	1	Inhibit all write commands
1	0	Inhibit Write Home Address - Inhibit Write R0 - Inhibit Write Count, Key, and Data
1	1	Permit all write commands
вз	В4	
0	0	Permit all seek and restore commands
0	1	Permit Seek CCHH and HH CCWs
1	0	Permit Seek HH CCW

B2 B5 B6 B7 0 0 0 0

Status Byte


Bit	Name	Note
0	Attention	Not Used
1	Status Modifier	Used with Search and Control
_		Unit Busy.
2	Control Unit End	The control unit has finished an operation.
3	Busy	Indicates addressed access
J	Busy	mechanism is moving; or used in
		conjunction with Status Modifier
4	Channel End	to indicate Control Unit Busy. The control unit has received all
		the data from the channel needed to do the operation called for
		and the channel is freed.
5	Device End	Indicates that an access mechanism is free to be used.
6	Unit Check	Indicates that a control unit or
O	Onit Check	
		programming error or device
		hardware check has been
_		detected.
/	Unit Exception	End-of-File.

CONTROL WORDS FORCED FOR IFA SHARE CYCLE

	MS	CS
Output	60680C08	60B84008
Input	68B80C08	68B84008
Skip	68B40E08	68B44208

NOTE: These control words are hardware forced into the C-reg.

IFA CLOCK



IFA LOCAL STORAGE ASSIGNMENTS

Word	Word		Word Assign	nments	
Addr	Name	Byte 0	Byte 1	Byte 2	Byte 3
28	FD	Protect Key	Main Storage Data Address		
29	FC*	Flag	CCW Op Main Storage Count		
2A	FM	Protect Key	CCW Address		
28	FM	Unit Address	Prev Op Algm	File Mask Algm	Byte Read Area
2C	FA	Cylinder No	Head Number Control Storage Addres		
2D	FB		Control Storage Count		
2E	FS	Work Area (R)	Work Area (KL)	Work Area (DL)	Work Area (DL)
2F	FL	Mini Op Link Word			

BYTE DETAIL*


FC0	Flag	FC1	CCW Op	FW1	Prev Op Algm	FW2	File Mask Algm
0	Chain Data	0	Multitrack	0	Rd or Sch HA	0	Inh Set FM
1	Com Chain	1	Search Hi	1	Wr or Sch HA	1	Allow Wr HA, R0
2	SLI	2	Search Eq	2	Allow Wr Data	2	Inh Wr Count
3	Skip	3	Count	3	Allow Wr KD	3	Inh Wr K and D
4	PCI	4	Key	4	Allow Wr CKD	4	Inh Seek, Recal
5	Zero	5	Data	5	Search ID	5	Inh Seek Cyl
6	Cyl Overflow	6	Read	6	Search Key	6	Inh Seek Head
7	Zero	7	Write/Search	7	Rd C or Sch ID	7	Index Passed

IFA CS AREA

Word		Word	d Assignments	
Addr	Byte 0	Byte 1	Byte 2	Byte 3
F900		FTAG Register S	Save Area	
F904		Interrupt Buffer		
F908		Interrupt Buffer		
F90C		Interrupt Buffer		
FFA0	Index Trap Link for FL			
FFA4	l Cycles CAW Backup			
FFA8		FF85 Save Area	CU No. Drive No	Cu No Max Dr No
FFAC	Sense 0	Sense 1	Sense 2	Sense 5
FFF0	Bit 0=Seek Dir		Head Save Area	Flag
FFF4	Cylinder No	Cylinder No	Head No	Head No
FFF8	Record No	Key Length	Data Length	Data Length
FFFC		Record Overflov	V Link Word	


IFA: Module Input Lines

Bus Line	Conversion		Fun	ction During:		
Tag Line	in Storage		Set	Set	Set	Set Hail Ctr
	Module	Control Cycle	Cyl	Head	Diff	
F:1- P 0	A 128	Write Gate	0.1400	Frond I saab	N-+ 120	64
File Bus 0			Cyl 128	Fwd Latch	Not 128	64
FBO 1	A 64	Read Gate	Cyl 64	Sel Lock Reset	Not 64	32
FBO 2	A 32	Seek Start	Cyl 32		Not 32	16
FBO 3	A 16	Reset Hd Reg	Cyl 16	Hd Addr 16	Not 16	8
FBO 4	A 8	Erase Gate	Cyl 8	HA 8	Not 8	4
FBO 5	A 4	Select Hd	Cyl 4	HA 4	Not 4	2
FBO 6	A 2	Return to 00	Cyl 2	HA 2	Not 2	1
FBO 7	A 1	Hd Advance	Cyl 1	HA 1	Not 1	




. 0 FBO






IFA LATCHES

ADDR MARK 1 & 2	JL413	DATA OVERRUN	JL513	ORIENTATION	JL014
ADDR MARK-MOP REG	JL314	DCC MODE	JK313	OUTPUT	JK512
ALLOW BCA CK	JL811	DELTA INDEX	JL411	PACK CHG BUFF	JK118
ALLOW FULL OSC	JL311	DIAG DATA SENSE	JL513	PCI	JK111
ALLOW GA DEC	JK513	DIAG ERR REG-FED-	JK312	PRE-FULL OSC	JL311
ALLOW HD COND	JL411	DIAG MODE	JL514	PROG CK	JK212
ALLOW INDEX	JL411	DIAGNOSTIC	JL411	PROTECT CK	JK212
ALLOW RESTART	JL612	END DATA FIELD	JL117	RAW DATA	JL514
ALLOW TRAPS	JL612	ERASE GATE	JL412	RD BUFF PARITY-SERDES-	JL013
BIT RING LATCHES	JL312	ERROR RESTART	JL612	RD GATE	JL412
BIT COUNT TIME	JL216	ERROR TIME OUT	JL612	RD SYNC GATE	JL413
BIT COUNT APP LATCHES	JL213	ERROR TRAP	JL611	READ	JL314
BLOCK CLK	JL313	FBO REG	JK311	RETRY LATCHES 5, 6, 7	JK612
BYTE CTR LATCHES	JL111-4	FCH REG	JK211	SCAN	JL314
CC DATA	JL216	FCL REG	JK311	SCAN BYTE	JL013
CC HWD ERROR	JL015	FDR REG	JK411-2	SEARCH	JL314
CC REG INPUT	JL216	FDR FULL	JK511	SELECTED GATED ATTENT	JL215
CC REG LATCHES	JL211-2	FDR FULL BUFF	JK416	SERDES CHECK	JL013
CCW 0	JL117	FFL PARITY	JK111	SERDES LATCHES	JL012
CE MODE	JL514	FILE HD-CYC LAT	JK216-7	SERDES OUTPUT	JL011
CE TRAP REQ	JL514	FMOD LATCHES	JK611	SET HEAD	JK112
CE-PANEL SW LATCHES	JL021-2	FOP REG	JK411-2	SET CYC	JK112
CHAIN CMD	JK111	FORCE DEC O	JL116	SET DIFF	JK112
CHAIN DATA	JK111	FORMAT	JL314	SHARE CYC ERR BUFF	JK416
CHAN DATA CK	JK212	GATE LAST REQ	JL414	SHARE ERROR	JK513
CHAN CTRL CK	JK212	GATED ATTENTION LATCHES	JL811	SKIP	JL314
CHAN BUSY	JK313	GATE INDEX	JL411	SKIP	JK111
CLK GAP SENSE RESTART	JL413	GATE BR-O D-O	JL311	SLI	JK111
CMD OVERRUN	JL513	GATED SERIAL DATA	JL011	SPARE A. B. C	JK112
COMP GATE	JL215	HD CONDITION	JL411	STANDARD INDEX	JL411
COMPARE HI	JL215	HI TRAP	JL611	STD RD DATA	JL215
COMPARE LOW	JL215	IDA	JK111	STW CYC 1 ADR ADJ.	JV011
COMP RD DATA	JL215	IFA SHARE 2	JK511	STW CYC 2 ADR ADJ.	JV011
CONT RD TO INDEX	JL513	INCORRECT LENGTH	JK513	STW INTLK ADR ADJ.	JV011
CONTINGENT CONNECTION	JK513	INDEX	JL411	TRACK OVERRUN	JL613
CONTROL	JK112	INDEX START	JL314	WR CLK GATE	JL412
CONT UNIT ADR BITS	JL216	INDEX TRAP	JL611	WR CURRENT ERR	JL611
COUNT O GATE	JL116	INPUT	JK512	WR SYNC	JL117
COUNT O SHARE	JK512	INTERRUPT COND BUFF	JK416	WR. ZERO	JL117
CS COUNT RDY	JK512	INTERRUPT	JK313	WRITE	JL314
CS SHARE CYC	JK512	LATE SHARE	JK513	WRITE GATE	JL412
CU BUSY	JK313	LOST ON LINE	JL611	WRONG LENGTH REC	JL512
CUA LOAD	JK112	MISSING AM	JL014	WRONG SYNC	JL612
CYC ACTIVE	JK512	MOP PARITY ERR	JL611	ZERO PAD PARITY	JL012
DATA GATE	JL117	MS COUNT RDY	JK512	7TH ZERO	JL013 JL414
DATA REQ	JL117	MS COUNT RDY BUFF	JK416	8TH ZERO	JL414 JL414
DATA REQ HONORED	JK511	MULTI-MOD SEL.	JL511	J ZENO	JL414
DATA FIELD PEND	JL513	NTO OP			
DATA CK	JL811	ON-LINE BUFF	JL612		
		ON-LINE BUFF	JK118		





ALTER/DISPLAY FUNCTIONS

Alter	Display	Address Range	Storage Area
AM	DM	0 Through 7FFFF	Main Storage
AK	DK	0 Through 7FFFF	Storage Keys
AS	DS	0 Through FFFF	Control Storage
AL	DL	00 Through 7F	Local Storage
AC	DC	0 Through F	Control Registers
AG	DG	0 Through F	General Registers
AF	DF	0, 2, 4, 6	Floating Point Regs
AP	DP		Current PSW
T	T		Test
AV	DV	0 Through FFFFFF	Virtual Storage
ST		Store Status	No Printing
		Prog Status Stored	
		ın MS	

NOTES:

- Expanded local storage (40 through 7F) can be displayed but not altered.
- The T mnemonic can be used to correct minor mechanical typewriter problems between customer jobs without the necessity of loading the microdiagnostic disk. Refer to GKTM routine.
- 3. When AM/DM is used, it is not necessary to type a six-digit address. Example: To alter memory location 0-type AM0; then carriage-return.
- 4. If a mistake is made while typing in data, instead of trying to determine which byte to alter, type in AM to the nearest word and use the space bar to get the correct byte. Each pressing of the space bar causes the character in storage to be printed.

PRINTER-KB SENSE INFORMATION


Meaning
Command Reject
Intervention Required
Bus-Out Check
Equipment Check
Not Used

CONSOLE PRINTER VALID ADDRESSES


SECOND PRIER


EIDST DDTED

FIRST PRTER	SECOND PRTER
1F	09
1F	1E
09	08
03	30
(370 Coreload	
Any other address must I	be ordered by RPQ.)
,	
NOT	ES
	·····
•	
•	




ADDRESS TRANSLATE PROCESS OVERVIEW






NOTE Multiple instructions are checked to make sure that every required address in in real Storage. This check is made at the beginning of the E. 0.




ADDRESS TRANSLATE PROCESS


Segment and Page Table Lookup

Table Lookaside Buffer (TLB) Operation






CLOCK COMPARITOR CPU TIMER (CPT) Optional Feature




Microcode (GGCT) sets and updates control storage registers. The assembled current module (cm) is used for the registers.

CKCTODH and CKCTODL contains the set Clock

CKCH and CKCL contains the calculated difference between set clock comparitor value and TOD and is decremented by microcode





Control Bits

Bit 7

Bit 0	
Bit 1	PT Last Interva
Bit 2	CKC Least
Bit 3	
Bit 4	
Bit 5	
But 6	

PTH and PTL contains the CPU Timer value that is decremented by the microcode -----High Timer Value ------21 0000 Ctrl Bits Low Timer Value Control Bits CKCB

Bit	2
n .	•

Bit 0	CKC Hun
Bit 1	CKC Last Interval
Bit 2	
Bit 3	
Bit 4	
Bit 5	
Bit 6	
Bit 7	

LV is the last interval value CKCPT (Ext 27)

Counter	0000	Ctrl Bits
L		
0	20 2	24 31

Decrements at one microsecond rate with borrow causing an update to CS registers (Not operating in manual or after display mode)

Control Bits

CKC Submask
PT Submask
Error Bit
Manual Mode
CKC Interrupt
PT Interrupt
Update Latch
Destination to counter was blocked

Operation	Mnemonic	Op Code	Format	Operands	Description	Interruptions	Condition Code
Branch and Save	BASR	OD	RR	R1, R2	Store the current vitrual instruction address in the GPR specified by the R1 field Replace the current PSW address with data from the RZ GPR	Operation	Unchanged
Branch and Save	BAS	4D	Ях	R1, D2 (X2, B2)	Store the current virtual instruction address in the GPR specified by the R1 field Replace the current PSW address with the data specified by the D2 (X2, B2) storage location		Unchanged
Compare Logical Characters Under Mask	CLM	BD	RS	R1, M3, D2 (B2)	OPR 2 compared to OPR 1 under mask Both operands un- changed	Operation Protection Addressing	0 = Bytes Equal or Mask is Zero 1 = First Oper Low 2 = First Oper High
Compare Logical Long	CLCL	OF	RR	R1, R2	Oper 1 Compared to OPR 2. Regs must be even/odd pairs Even regs contain field sources. Odd regs contain field lengths and padding character Operation terminates on mismatch. Shorter operand extended with padding character.	Operation Protection Addressing Specification	0 = Oper are equal or field lengths are 0 1 = First Oper Low 2 = First Oper High
Insert Characters Under Mask	ICM	BF	RS	R1, M3, D2 (B2)	OPR 1 selected bytes replaced by OPR 2 under mask OPR 2 unchanged.	Operation Protection Addressing	0 = All Inserted Bits 0, or Mask 0 1 = First Bit of Inserted Field One 2 = First Bit of Inserted Field Zero
Load Control	LCTL	В7	RS	R1, R3 D2 (B2)	OPR 2 loaded in con- trol regs R1 to R3 in ascending order Starting reg speci- fied by OPR1, ending reg by OPR 3 Wrap- around possible	Operation Priv Oper Protection Addressing Specification	Unchanged
Load Real Address	LRA	B1	Rx	R1, D2 (X2 B2)	Virtual address speci- fied by X2 D2 B2 is translated to a real address and inserted into the GPR speci- fied by R1	Operation Priv Oper Addressing Translation Specification	0 = Translation available 1 = Seg Table Entry Invalid 2 = Page Table Entry Invalid 3 = Seg or Page Table Length Violation

SYSTEM/370 INSTRUCTION SET

Operation	Mnemonic	Op Code	Format	Operands	Description	Interruptions	Condition Code
Monitor Call	мс	AF	SI	D1, B1 I2	Monitor class speci- fied in bits 12-15 of instruction are matched against Ctrl Reg 8 mask bits. If match occurs, D1, B1 field is stored into Location '9C'		Unchanged Note. New Program Interrupt = 40
Move Long	MVCL	0E	RR	R1, R2	Opr 2 into Opr 1 if no overlap. Regs must be even/odd pairs. Even regs contain field sources Odd regs contain field lengths and padding character Padding is used if Opr 2 shorter than Opr 1.	Operation Protection Addressing Specification	0 = Opr 1, Opr 2 counts equal 1 = Opr 1 Count Low 2 = Opr 1 Count High 3 = Destructive Over- lap, No Movement
Purge TLB (Table Lookaside Buffer)	PTLB	B2 0D	2-Byte Op Code	B1 D1	The addresses in the Table Lookaside Buffers are made invalid	Operation Priv Oper	Unchanged
Reset Reference Bit	RRB	B2 13	2-Byte Op Code	B1 D1	The reference bit associated with the B1 D1 real address is set to zero. The condition code is set to reflect the previous status of the reference and change bits.	Operation Priv Oper Addressing	0 = Ref Bit 0, change Bit 0 1 = Ref Bit 0, Change Bit 1 2 = Ref Bit 1, Change Bit 0 3 = Ref Bit 1, Change Bit 1
Set Clock	SCK	B204	SI	D1 (B1)	Eight byte field of OPR 1 replaces value of time of day day clock. Clock secure switch must be depressed	Operation Priv Oper Protection Addressing Specification	0 = Clock Value Set 1 = Clock Value Secure 2
Set Clock Comparator	SCKC	B2 06	2-Byte Op Code	B1 D1	The double word at the B1 D1 address is stored into control storage at the current module location XX00, (CKCTOD)	Operation Priv Oper Addressing Specification Protection	Unchanged
Set CPU Timer	SPT	B2 08	2-Byte Op Code SI	B1 D1	The double word at the B1 D1 address is stored into control storage at the current module location XX/8 (PT)	Operation Priv Oper Addressing Specification	Unchanged


8.1

Operation	Mnemonic	Op Code	Format	Operands	Description	Interruptions	Condition Code
Shift and Round Decimal	SRP	F0	ss	D1, (L1, B1) D2 (B2) I3	Opr 1 shifted in direction and by number of digits specified by Opr 2. Opr 2 Bit 26=1= Right Shift Opr 2 Bit 26=0= Left Shift On right shift operation, Opr 1 is rounded by factor (13)	Operation Protection Addressing Data Decimal OFLO	0 = Result = Zero 1 = Result < Zero 2 = Result > Zero 3 = Overflow
Start I/O Fast Release	SIOF	9C	SI	D1 (B1)	Bit 15 of instr must be a 1 executed as normal SIO when not in BLK-MPX mode. Opr 1 (16-31) specify the chan, subchan and I/O device. Nonchained immed commands on certain channels result in cond code 0 Cond code 0 set by certain channels even though addressed device is not avail or command is invalid	Priv Oper	0 = I/O Op Initiated, Channel Proceeding 1 = CSW Stored 2 = Chan/Subchan Busy 3 = Not Operating
Store Channel ID	STIDC	B203	SI	D1 (B1)	Opr 1 identifies chan for which info (4 bytes) will be stored in loc 168. Info is in format Bit 0-3 Chan Type 0000 Selector 0001 Byte Multiplexer 0010 Block Multiplexer Bits 4-15 Chan Mod No Bits 16-31 Length in bytes of longest I/O extended log-out stored by chan	Operation Priv Oper	0 = Chan ID Stored Correctly 1 = CSW Stored 2 = Chan Activity Prohibited Stor- ing ID 3 = Not Operational
Store Characters Under Mask	STCM	BE	RS	R1, M3, D2 (B2)	Bytes of Opr 1 selected by mask placed contiguously at addr specified by Opr 2	Operation Protection Addressing	Unchanged
Store Clock	STCK	B205	SI	D1 (B1)	Current value of time-of-day clock is stored at the loc spec by Opr 1.	Operation Protection Addressing	0 = Clock in Set State 1 = Clock in Not Set State 2 = Clock in Error State 3 = Clock Not Operational

					·		
Operation	Mnemonic	Op Code	Format	Operands	Description	Interruptions	Condition Code
Store Control	STCTL	В6	RS	R1, R3, D2 (B2)	Set of control regs starting with Opr 1 through Opr 3 is stored at loc desi- gnated by Opr 2 Wraparound possible.	Operation Priv Oper Protection Addressing Specification	Unchanged
Store Clock Comparator	STCKC	B2 07	2 Byte Op Code SI	B1 D1	The CKCTOD register, at the current module location (xx00) is stored at the doubleword specified by the B1 D1 address.	Operation Priv Oper Addressing Specification	Unchanged
Store CPU ID	STIDP	B202	sı	D1 (B1)	Info indentifying CPU (8 bytes) is stored at addr speci- fied by Opr 1 Info is in format Bits 0-7 Zero (Reserved) 8-31-CPU Serial No 32-47-CPU Mod Number 48-63=Length in bytes of longest mach chk logout CPU can store	Operation Prw Oper Protection Addressing	Unchanged
Store CPU Tumer	STPT	B2 09	2-Byte Op Code SI	B1 D1	The PT register, at the current module location (XXI8) is stored at the double- word specified by the B1 D1 address.	Operation Priv Oper Addressing Specification	Unchanged
Store, Then AND System Mask	STNSM	AC	SI	(D1 B1) I2	The current systems mask is ANDed with the Mask bits from the instruction (used to reset system mask bits). The old value system mask bits are stored at the D1 B1 address.	Operation Priv Oper Protection	Unchanged
Store, Then OR System Mask	STOSM	AD	SI	(D1 B1) I2	The current systems mask is ORed with the Mask bits from the instruction (used to set system mask bits). The old value system mask bits are stored at the D1 B1 address.	Operation Priv Oper Protection	Unchanged

8.2

INFORMATION RETRIEVAL UNDER DOS/360



CONTROL REGISTERS

CR	Bit	Function	¦ Sys ¦ Rst
	0	Block Multiplex Mode	0
0	24	Timer Mask	1
0	25	Interrupt Key Mask	1
	26	External Signal Mask	1
2	0-31	Channel Masks	1
	0	Hard Stop Mode	1
	1	Synchronous MCEL Mask	1
14	2	I/O Extended Logout Mask	0
	4	Recovery Report Mask	0
	6	External Damage Report Mask	1
15	8-31	MC Extended Log Pointer	200

Mask Bit(s)	Interrupt Type and Cause	Machine Check
PSW 13 and R **	System Recovery CPU error corrected by retry Intermittent single-bit processor or control-storage error corrected.	Soft
PSW 13 and E **	Interval Timer Damage	Hard *
PSW 13 and E **	Time of Day Clock Damage	Hard *
PSW 13	System Damage • Irreparable hardware malfunction.	Hard
PSW 13	Instruction Processing Damage One of the following occurs during instruction execution: Uncertyable CPU error. Uncorrectable CPU error. Multiple-bit processor or control storage error. Storage-protect key failure.	Hard

^{*} Occurs after current instruction is completed.

** R = Control Reg 14 bit 4

E = Control Reg 14 bit 6

CPU-INDEPENDENT LOGOUT

Locations 232-511 of main storage are reserved for logout. A logout to this area occurs when any type of machine-check interruption is taken.

Dec.	Hex.	
232	E8	Machine-Check Interruption Code
236	EC	, i
240	FO	
244	F4	
248	F8	0 0 0 0 0 0 0 0 Failing-Storage Address
252	FC	Region Code
256	100	Fixed Logout Area
260	104	Note: When CHECK CONTROL is set to STOP AFTER LOG,
264	108	the I/OEL pointer is ignored and channel logouts are stored,
268	10C	starting at 256.
340	154	
344	158	
348	15C	
352	160	Floating-Point Register Save Area
356	164	
360	168	
364	16C	
368	270	
372	174	
376	178	
380	17C	
384	180	General-Register Save Area
388	184	
392	188	
396	18C	
436	1B4	
440	1B8	
444	1BC	
448	1C0	Control-Register Save Area
452	1C4	
456	1C8	
460	1CC	
500	1F4	
504	1F8	
508	1FC	
512	200	Machine-Dependent Logout (192 bytes)
516	204	

MACHINE CHECK INTERRUPT CODE

Main Storage E8-EF

Bit	Abbr	Definition
0	SD	System Damage
1 1	PD	Instruction Processing Damage
2	SR	System Recovery
3	TD	Timer Damage
4	CD	Time-of-Day Clock Damage
2 3 4 5	ED	*
11111	111111	//////////////////////////////////////
7	AC	*
8	W	*
11111	111111	<i>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</i>
14	В	Backup
15	D	Delayed
16	SE	Storage Error Uncorrected
17	SC	Storage Error Corrected
18	KE	Key in Storage Error Uncorrected
11111	111111	//////////////////////////////////////
20	WP	PSW MWP Bits Valid
21	MS	PSW Masks and Key Valid
22	PM	PSW Program Mask and CC Valid
23	IA	PSW Instruction Address Valid
24	FA	Failing Storage Address Valid
25	RC	Region Code Valid
11111	111111	//////////////////////////////////////
27	FP	Floating Point Registers Valid
28	GR	General Registers Valid
29	CR	Control Registers Valid
30	LG	Logout Valid
31	ST	Storage Logical Validity
11111	111111	//////ĭ//ĭ//ĭ/////////////////////////
48-63		Machine Check Extended Logout Length
		· · · ·

NOTE: Bits 0-8 Subclass

Bits 14-15 Time of Interruption Occurrence

Bits 16-18 Storage Error Type

Bits 20-31 Machine Check Code Validity Bits

Bits not Used by Model 145

Ŋ

MODEL 145 MACHINE DEPENDENT LOG

CS Build	Model 145 Machine Dependent Log							
Area F804	Word Name	Byte 0	Byte 1	Byte 2	Byte 3	Original Location		
1 1	Retry Counts	Note 1	Note 1			CS FF84		
1	MCKA	MCKA0	MCKA1	MCKA2	MCKA3	EXT 07		
	MCKB	MCKB0	MCKB1	MCKB2	мскв3	EXT 06		
i	ABRTY	ABRTY0	ABRTY1	ABRTY2	ABRTY3	EXT 18		
	SPTLB	SRTY	PRTY	TRTY	LRTY	EXT 19		
	HMRTY		HRTY	MRTY2	MRTY3	EXT 1A		
1 1	CPURTY	BYTDST	RTYFLG	LSDST	EXTDST	EXT 1B		
	Control		(Control Word in Error)					
()	SYSREG	SYS0	SYS1	SYS2	H-REG	EXT 05		
	I-REG	KEY REG	Inst	truction Count	er	EXP LS 50		
	U-REG	ILC CC Prog	AM	WP Op Code	Immed Byte	EXP LS 53		
1 1	W-REG		(First Operand Address) (Second Operand Address)					
1 1	V-REG							
1 1	X-REG		(CPU Wo	rkıng Area)		LS 11		
	R-REG		(CPU Wo	rkıng Area)		LS 15		
	Y-REG		(CPU Wo	rkıng Area)		LS 16		
1 1	Q-REG		(CPU Wo	rkıng Area)		LS 17		
1 1	IBU-REG					EXP LS 54		
1	TR-REG					EXP LS 55		
	(Spare)							
	SN-Reg					EXP LS 78		
1	PN-REG					EXP LS 79		
	WK-REG					EXP LS 7A		
	NP		EXP LS 7B					
	DM-REG		LS 3A					
	RW-REG		LS 3B					
1.	CPU-REG							
▼ F870	PSWCTL-REG			MSKA	MSKB	EXT 10		
F0/U			-					

Note 1 Stop After Log ID for SEREP

Retry Counts Interruption Code in old mck PSW=145F=CPU

Byte 0 Log present and CPU check light

Bits 0-3 Zero


Bits 4-7 Retry Attempts for Current Instruction

Bytes 1 and 2 Zeros

Byte 3 Number of Instructions Retried

·			

		-	
			
	· · · · · · · · · · · · · · · · · · ·		



SEQUENCE CODES

- 000 Error during execution of TIO.
- 001 Error during initial selection. Command-out has been sent.
- 010 Command has been accepted by the device, no data has been transferred.
- 011 At least one data byte has been transferred, or channel idle state.
- 100 The command in the current CCW has either not been sent or not accepted by the device.
- 101 Polling Data transfer--unpredictable.

CS Build MPX Channel Machine Dependent Log Area REOO Original Word Name Byte 0 Byte 1 Byte 2 Byte 3 Location МΔ LS 18 Note 1 Unit Addr UCW Address Int Buffer ADDR LS 19 MRS Sea No Status MC Key Next CCW Addr LS 1B MCKA MCKA0 MCKA1 MCKA2 EXT 07 MCKA3 МСКВ мскво MCKB1 MCKB2 мскв3 EXT 06 MPX мто EXT 0E MTI EXTOR DOC TI TA TT TE MD Catalog No LSIC ME UCW/CHA LS ID Flags, Ops (Spare) RF 24 CS FF84 F804 Retry Counts Note 2 F810 ABBTY3 EXT 18 ARRTY ABBTYO ABBTY1 ARRTY2 SPTLB DRTY TRTY LRTY EXT 19 HMDTY HRTY MRTY2 MRTY3 EXT 1A CPURTY BYTDST RTYFLG LSDST EXTOST EXT 1B Control Word (Control Word in Error) FXT 05 SVS REG SYSO SVS1 SYS2 HAREG I REG KEY REG Instruction Counter EXP LS 50 UREG LC CC Prog AMWP On Code Immed Byte EXP LS 53 (Spare) (Spare) (Spare) (Spare) (Soare)

Catalog number byte/bit significance

M* Primary number

L_{1 = Share trap}

-1 = Chaining

M = 0 = Initial selection or burst mode

0 1 2 3 4 5 6 7

Note 1 MA-REG Byte 0

Bit 0 = 1 MPX Log Valid Bit 0 = 0 MPX Log Invalid

Note 2 Retry Counts

Bits 0-3 Zero

Bits 4-7 Retry Attempts for Current Instruction Byte 1 and 2 Zeros

Byte 3 Number of Instructions Retried Stop after I/O Log Start Address

Catalog Numbers (IFCC Only)

M1 = No-Op-in time out
M2 = Status-in time-out
M3 = No-address-in time-out

M4 = Address in bad parity/no address match

M5 = No-status-in time-out M6 = Op-in time-out

M7 = Bad parity status-in
M8 = Time-out in data loop, inbound tag sequence bad a Op in failed to fall

M8 = Time-out in data loop, inbound tag sequence bad a Op in failed to fall
M9 = Disconnect-in
MA = Bad parity on status


C Both inbound tags up

MB = Service-in — expected status-in

1C = False share request from doc-console

2F = Select-in during chaining

SELECTOR CHANNEL/BLOCK MULTIPLEX CHANNEL DEPENDENT LOG



Note 1 Only when log is in ms

GBS

Byte 0 = 28 Only SX Log Valid Byte 0 = 4C SX and CPU Log Valid

Retry Counts

Byte 0 Bits 0-3 Zero

Bits 4-7 Retry Attempts for Current Instruction
Bytes 1 and 2 Zeros

rte 3 Number of Instructions Retried

Catalog Numbers

00 - Indeterminate

01 - Automatic Selection Failed

02 - Halt Stop Will Not Set

03 - Microcode Select Failed on Halt

04 - Interface Disconnect Failed

05 - Selective Reset Failed

06 - Address Check on Channel-Initiated Selection

07 - Short Busy on Chaining

08 - Poll Control will not set (soft)

09 - Address Parity Error on Ctrl Unit Initial Selection

0A - Disconnect-In Received

0B - Hard Set of Poll Control Failed

OC -- Unused

0D - Unseccessful Microprogram Retry

0E - Select-In on Chaining

0F - Status-In Parity Error

IFA EXTENDED LOGOUT

		IFA Exten	ded Logout			
Word Name	Byte 0	Byte 1	Byte 2	Byte 3	Original Location	
FBAK	Log Length Note 1	FCH	FCL	FOP	EXT 20	
FSTAT	FFL	FCS	FST	FGL	EXT 22	1
FTAG	FTO	FTI	FBO	FDR	EXT 23	1
MCKA	MCKA0	MCKA1	MCKA2	MCKA3	E XT 07	1
МСКВ	MCKB0	MCKB1	MCKB2	мскв3	EXT 06	IF
FDRL						
FD	Protect	Dat	a Address		LS28	1
FC		(Count		LS29	1
FM	Protect	CCV	V Address		LS2A	1
FW	Unit Address				LS2B	1 .
Retry Counts	Note 2					
ABRTY	ABRTY0	ABRTY1	ABRTY2	ABRTY3	EXT 18	
SPTLB	SRTY	PRTY	TRTY	LRTY	EXT 19	1
HMRTY		HRTY	MRTY2	MRTY3	EXT 1A	1
CPURTY	BYTDST	RTYFLG	LSDST	EXTOST	EXT 1B	1
Control Word	(Contro	Word In Err	or)			CI
SYS REG	SYS0	SYS1	SYS2	H-REG	EXT 05	1
IREG	KEY REG	Instruc	tion Counter		EXP LS 50	1
U REG	ILC CC Prog	AMWP	Op Code	Immed Byte	EXP LS 53	١,
(Spare)						
(Spare)						1
(Spare)						1
(Spare)						1
(Spare)						1

Note 1

FBAK Byte 0 = 28 Only IFA Log Valid
Byte 0 = 4C IFA and CPU Log Valid

Note 2

Retry Counts
Byte 0

Bits 0-3 Zero
Bits 4-7 Retry Attempts for Current Instruction
Bytes 1 and 2 Zeros
Byte 3 Number of Instructions Retried

Table 1	Control-Storage Mode	Main-Storage Mode	CR 14 Bit 4	PSW Bit 13
Initialized by Pwr On Reset or System Reset with Enable Clear	Threshold	Quiet	0	0
Initialized by System Reset	Threshold	Quiet	No Change	No Change
Initialized by Recovery Management Support (RMS)	No Change	No Change	1	1
Hardware Threshold count exceeded for Control Storage	Set to QUIET by hardware. Operator message presented by RMS and a record logged to SYS1. LOGREC	No Change	No Change	No Change



Table 2 Instruction Format (83BDDD)	Control-Storage Mode	Maın-Storage Mode	CR 14 Bit 4	PSW Bit 13
MODE ECC, RECORD, MAIN B+D=000008	No Change	Record	No Change	No Change
MODE ECC, QUIET, MAIN B+D=00000C	No Change	Quiet	No Change	No Change
MODE ECC, RECORD, CONT B+D=000010	Record	No Change	No Change	No Change
MODE ECC, QUIET, CONT B+D=000018	Quiet	No Change	No Change	No Change
MODE ECC, THRHOLD, CONT B+D=000014	Threshold	No Change	No Change	No Change

Table 1 outlines the modes of taking machine-check interruptions for recovery reports without taking into account the operator mode commands.

Table 2 outlines how the mode commands affect the modes of taking machine-check interruptions for recovery reports. Note that in record mode for main and control storage, only intermittent single-bit failures result in a machine-check interruption. The microprogram tests the failing storage location (main or control) to see whether the single-bit failure is solid or intermittent; if the failure is solid, the machine returns to processing instructions and no machine-check interruption is taken.

7		
١	7/	

SWITCHES	LABEL	FUNCTION
CE 1	POWER ON	Performs the same function as the console power-on key (initiates a power-on sequence)
CE 2	CK RESET	This is a momentary position of switch CE2 that resets the power check circuits (picks K12). The power check circuits must be reset after each power malfunction before power can be reapplied to the system
	ERROR OVERRIDE	Bypasse all malfunctions that cause a power-check condition by providing a return path for relay, K12. The power-check conditions bypassed are thermal trip, undervoltage detect, B2 trip, and MG check. This position of CE2 switch can be used as a trouble shooting aid by enabling power furn-on under a power check condition. By using the error override capability along with CE6 switch (REG TEST position) when a CB trip is apparent, maintenance personnel can monitor the regulator sequence (lipits and find which regulators) are not supplying proper output voltages. When the switch is at E RROR OVERRIDE, the CE panel power check light is lit and the console POWER check light is lit ondicate that a CE switch is at a test mode position.
	NORMAL	Allows the power check circuits to function in their normal manner. CE2 switch should be maintained at this position during normal running operations
CE 3	BLOWER OFF	Enables turning off the blowers prematurely after a power-down sequence has been started (The blowers normally operate for five minutes after powering-down the system)
	MG HOLD	Keeps the MG set running after the system has been powered down (Bypasses the system power-off switch control over the MG set)
	MG PWR OFF CONTROLLED	Allows the MG to be turned off with the system when the power-off switch is activated
CE 4	NORMAL	Allows the power on switches to control system power in the regular manner CE4 switch must be at NORMAL in order for the system to operate
	POWER OFF	Performs the same function as the console powerOff key (initiates a power-off sequence Disables the operation of both the console power on and CE panel power on switches. Anytime the CE 4 switch is at POWER OFF, the console power check light is lit. This witch can be used to prevent power from being applied to the system swhile it is being serviced.
CE 5	I/O HOLD	Allows the 24V dc control to the I/O units to be maintained after the system is powered-down Anytime CE5 witch is at I/O HOLD, the CE panel power check light is it and the console power light is turned on,
	NORMAL	Allows the I/O devices turn-on procedure to function under control of the system power-on operation CE5 switch should be kept at NORMAL for all regular operations
	I/O OFF	Inhibits the turn-on of I/O devices over the channel, Anytime CE5 is at I/O OFF, the power-on complete light does not light. If CE5 is switched to I/O OFF after power-on is complete, the channel I/Os will drop and the power-on complete light will turn off. To bring the I/Os up again, press POWER OFF, then POWER ON
CE 6	LAMP TEST	Causes all CE panel lights to glow The CE6 switch can be operated to LAMP TEST at any time without affecting system operation
	REG TEST	Provides a means for checking all regulators outputs by means of the regulator sequencing lights. If a CB power check is indicated, one can use the CE2 awitch in the ERROR OVERRIDE postion along with REG TEST and detect the regulator(s) that are not providing the indicated output. (Associated regulator indicator is off.)
	NORMAL	Provides no function CE6 switch should be kept at NORMAL during all regular system operations

POWER SUPPLIES

Regulator Turn-On Sequence

Stage I:

All IFA Regs	206*	105
111	207*	107
112	208*	101
110	102	109
205*	104	

Stage II:

All IFA Regs	206*	201*)
406	207*	201 * 202 *	Parallel
407	208*	401	Bring-Up
405	403	402)
205*	404		,

^{*} Main Storage Frame

POWER REFERENCE MANUAL

	Stage I Logic Page	Stage II Logic Page
Trouble Shooting Flowchart	YD011	YA009
Power-On Flowchart	YE011	YB010
Power-Off Flowchart	YE015	YB014
Power-On Sequence and	1 2013	1 0014
Timing Chart	YE070	YB070
Second Level Sequencing	YE072	YB072
Regulator Sequence Chart	1 5072	1 60/2
and Feature Tie-Down Chart	YD001	YA001
AC Voltage Changeover Chart	1 0001	1 A001
Form 208-230	YE040	YB040
Second Level Power Check	1 2040	1 0040
Circuits	YE073	VP072
	YE073	YB073 YB074
Under Voltage Detection AC Power Control		
	YE110	YB110
50-60-400 Hz Distribution	YE140	YB140
MG Phase Rotation Detection		YB112
MG Output and Controls	YE170	YB170
MG, Power and Fan		
Information	Section 11 of	
	Combination	
	Manual	Manual
Voltage Checks Refer to Instal	lation Instruc	tions
03A-A2 Board Sequence		
Panel	YD Logics	YA Logics
3145 MSF Logics	YE400 throu	
3145 MSF 208V and 400Hz	YE150	YB150
Regulator Card Pot Location	YE058	YB058
Metering	YE155	YB155
EPO	YE200	YB200
Power Component Layout		
Charts	YE016	YB015
Power Frame - CPU Interface		
Connector Pin Chart	YE030	YB030
Power Frame - MSF Interface		
Connector Chart	YE031	YB031
Relay and Contactor		
Component Location Chart	YE050	YB050
Regulator and MG Com-		
ponent Location and P/Ns	YE051	YB051
CB and CP Location Charts		
and P/N	YE052	YB052
CE Switches Location and P/N	YE052	YB052
Fuse Location Chart and P/Ns		YB052
Terminal Block Location		
Chart	YE053	YB053
Diode Rectifier Location		
Chart and P/N	YE054	YB054
Resistor Location Chart and P/Ns		YB055
Capacitor Location Chart and	•	-
P/Ns	YE056	YB056
•	*	

RELAY FUNCTION & LOCATION CHART

Relay	[Location	
No.	Function	Stage I Stage I	
		Refer to	Refer to
l		Logic Page	Logic Page
l		YE050	YB050
K1	MG Phase Rotation	f †	Ť
K4	EPO Control		
K5	I/O Group I EPO		i
K6 K7	I/O Group II EPO		
K8	I/O Group III EPO I/O Group IV EPO		
K9	I/O Group V EPO		
K11	MG Check		
K12	Power Check		
K14	Power On		
K15	MG Start Control	l l	l j
K16	MG Power Contactor		
K20	Time Delay		
K21	MG Hold		
K22	400 Hz Power Control		1
K26	400 Hz Contactor		1
K27	AC Contactor		
K28	Heads Extended Control		
K29	60 Hz Citation Power		
l	Control		
K30	Blower Control	1 1	l
K31	Contactor		
K32	Seq I Detect		i
K33	Seq 2 Detect 24V 2nd Seq Control		
K34	Reg UV Control		
K35	I/O Power Hold		
K38	I/O Group I Power	1	
	Control		
K39	I/O Group 2 Power		
1 1	Control		
K40	I/O Group 3 Power		
1	Control		
K41	I/O Group 4 Power		
	Control		
K42	I/O Group 5 Power		
K44	Control Stepper Sw I/O Group p		
K45	Stepper Sw I/O Group 2		
K46	Stepper Sw I/O Group 3	1 1	
K47	Stepper Sw I/O Group 4		
K48	Stepper Sw I/O Group 5		
K53	Console File AC		
K55	Console File Start		
K57	CPU Metering		
K58	SPF Metering		
	MG Overvoltage Reed		
	Power Reset	🕈	†
K 154	Console File DC	l	!

INITIAL REGULATOR ADJUSTMENT FOR POWER UP PROCEDURE

Use this procedure when you are not able to power sequence or get memory voltages or when TR401-V2, TR202-V2, TR102-V2 or V4 circuit breakers trip. After initial settings and power sequences up properly, all regulators must be properly adjusted.

Tri-level Regulator

Power Up Procedure

A Tri-level regulator is +1.25, -3.00 and 7 volts (on B-gate CPU stage 1 and 2 for memory).

Go to CE Over-ride Mode

*Trip Bias Circuit Breaker Single Handle

CP104 — Stage I CP404 — Stage II CP203 — MSF

Pull Start Wires off of +1.25, -3. Regs 103 E11 Stage I CPU

201 E11 MSF 404 E 9 Stage II CPU

+7V. Regs 106 E12 Stage I CPU 402 E12 Stage II CPU 202 F12 MSF

perhaps will trip breakers.)

Set all 2V Regs to 2.171V. (*Note:* If not adjusted to 2.171, other supplies will have to supply more current and

B-Gate and MSF A2K2B04 = 2.171V B-Gate and MSF B2K2B04 = 2.171V B-Gate and MSF C2K2B04 = 2.171V MSF Only C3K2B04 = 2.171V

*Now put Bias Breaker that was previously tripped to the on position. Leave start wires off.

Measure DC Outputs	MSF	Stage II
+1.25 A2K2D03 for - 3.00 A2K2B06	.31V .6V	0V Initial Volt. 0V Initial Volt.
+7,00 A2K2G09	1.5V	1.5V Initial Volt.

Power Down!
Put respective start wires back.
Bias breaker is on.
Power up adj +1.25, -3, and
+7 volts.

(If not at this initial value, adjust by varying voltage adjustment potentiometer. If unattainable, replace regulator card. If that does not fix it, replace the regulator.)

POWER-ON SEQUENCE

Initial power-on sequence on the 3145 requires 208 vac three-phase 60 Hz 100 amp service. Assuming all AC CBs are made, and there are no thermals or circuit protectors tripped, the following write-up is a sequential description of a normal power-on sequence.

Initial Power-On Sequence

Action	Result	Diagram Coordinate
Phase rotation input correct	Pick K1	Not Shown
2. K1 points and EPO okay	Pick K4	J1
K4 contacts supply +24vdc to Seq Circuits 3. +24vdc and all I/O	Pick K5-9	M1
group EPO okay (For Initial power K11,	FICK NO-9	Ji
which is a reed relay, MG check must be picked by depressing		
either the console power-off key or the		
check reset key.) (Circuit is through	Pick K11	K7
diode 85 CK reset console power Off)		E5 D3
The +24vdc to the K11 pick coil is fed through		
a K60 n/c point. K60 is the overvoltage detect relay and should		
be down. 4. K11 and all thermals	K60 n/c	L7
and auxillary CB con- tacts not tripped will		
satisfy the inputs to the SLT card located		
at (H9). This will per- mit the pick of K12.		K8
Depress the power-on	POW Key	F4
key 6. K14 points (G5)	Pick K14 Pick K15	K4 J6

Action	Result	Diagra	am Coordinate
7. K15 points (M4) K16 is the contactor that allows the 208v input to the motor generator This allows the motor generator to start. To start the generator with no load, a time delay of 15 seconds is activated. This is a function of time delay relay K20. K20 received a pick from K14 points at (H9), but will not actually	F	M4	
transfer its points fo 15 seconds.	CONDI-	K8	
8. K20 points (L6)	TION K20 Pick K21	K7	
K21 provides a			
hold for K16 (M3). 9. K21 points (J6) K22 drops the time delay relay K20 by opening K22 points	Pick K22	K6	
at (F9) 10. K22 points (M4)	Pick K26	L4	400 Hz to Sys-
	K28 K29	L5 L4	tem Starts Regs Heads Ext Ctrl AC Power to 3210
11. K28 points (G5) pick K20 time delay for			
second time. The points of K20 will not transfer for 15 seconds.	CONDI- DITION K20	K9	
K26 points	Pick K27	(Not	Shown) 400 Hz to File Motors and Blowers
12. All first seq regs at 60% K31 is picked by a multi-input com- parator card that ANDs voltage de- tection from all regulators.	Pick K31	J4 Fi	and blowers rst Seq Complete
13. K31 points start seq 2 regulators. When the seq 2 regulators reach 60%, the voltage detect circuit is satisfied. Its output will	Pick K32		cond Seq omplete


Pick K53 Pick K154

Console File AC Console File DC

1. CPU clock start.

and provide:

- 2. Start console file.
- 3. Power-on complete.



START LINE TIPS

Start lines are a low-cost and low-noise method of starting regulators in a controlled sequential manner as compared in the past to separates DC-controlled contactors which are noisy and costly. It is important for customer engineers to know how to manipulate regulators when problems occur

		Typical Reg 5 CPU	MSF	Normal Running Voltage Across Start Line
MST Dual Start Lines are	E8-E11*	101,102, 103,104, _105,107	201	05v
MST Single Lever +7v,+6v are	E12-E14	106,108, 402,401	202	05v
Phase Control Regs +2v are	E8-03A2 D08	110,111, 112,405, 406,407	207,208, 205,206	Open
Phase Control Regs +1 25/-3 are	E8*-03A2 D08	3 403,404		.05v

* Short to ground (AC Frame) to turn on Pull any E8 slipon connector off to turn on a +2v supply. Do not short to ground, but put a jumper between E12 and E14. Float about seven volts above ground.

11 - 13vdc

If DC distributor, DC bulk input (MST regs E1 and E2) and DC bias 18-20vdc are all present. Then if a problem exists it will usually show up as an improper start signal

SYSTEM CHECK LIST

Troubleshooting Action

DC Voltage At Gate

If no voltage is present from a regulator:

- Check the wiring, especially the sense leads.
- Check for bulk voltage at regulator terminals E1 and E2.
- Check for bias voltage at regulator.
- With an oscilloscope, check for an output increasing then turning off, indicating either an overcurrent or an overvoltage. An overcurrent usually indicates a problem in the system, not in the regulator. An overvoltage usually indicates a bad regulator.

Since the regulators are somewhat dependent on each other, a problem on one can cause an overcurrent or an overvoltage on another.

It is important to find the problem that occurred first.

AC Ripple Voltage At Gate

If the ripple voltage is greater than the values listed, the regulator is probably oscillating. This can be caused by:

- Wrong sense load connection at the gate.
- Bad sense caps at the gate.
- Another regulator could also be oscillating.
- A bad regulator itself.

AC Ripple Frequency At Gate

If there is any ripple voltage at the gate, it should have a frequency of 2.4kHz. If it is about 1mHz or higher along with a high ripple voltage, the regulator could be oscillating. Refer to the preceding step.

AC Ripple Voltage At Bulk: E1 to E2 at Regulator

If the ripple voltage is greater than the values listed, a regulator could be oscillating. (The bad regulator could be on another transformer). Voltage peaks should be within 0.2v of each other.

AC Ripple Frequency At Bulk: E1 to E2 at Regulator

Voltage peaks should be 0.4 milliseconds apart (2.4kHz) if one peak is missing a diode could be bad.

Remote Start Noise (DC) At Regulator

When the system is running, the DC voltage shift including noise spikes should be less than 150mv. If this is too high, check the sequencing circuitry.

DC Start-Up Voltage At Gate

The +7v, 1.25v, and -3v for the memory have controlled start up ramp voltages. If they have input power but no start signal, the output voltages are:

- +7v is approximately +1.5vdc.
- +1.25v is approximately 0.35vdc.
- -3v is approximately -0.6vdc.

DC Start-Up Voltage At Remote Start Points At Regulator

Without the start signal, the remote start points at the regulator will be between +4v to +16v. When the start line closes, the voltage should go to overvoltage. Refer to "Remote Start Noise (DC At Regulator)."

Sense Point Noise Shots

In some systems, noise shots have been seen when equipment such as typewriters are turned on. In some cases, these noise shots have fired the overvoltage circuits in a regulator, turning it off.

AC Input Current Waveform Symmetry OCR

Refer to "Procedure For Isolating The Improper SCR Firing Sequence Condition On 2v-250A Regulator."

AC Input Current Balance

Refer to the preceding step.

OCR Reset Pulse

Refer to 2v (250A and 290A) Reset Pulse Adjustment. There is no adjust for the OCR Dual.

OCR Gate Pulse

The gate pulse for all OCRs is approximately 12 microseconds wide with an amplitude of three to five volts. The pulses should occur every 0.4 milliseconds. The pulses should be stable and have no ringing or extra pulses.


Overvoltage Levels

The overvoltage levels are listed so it can be determined if a regulator went over voltage and activated its protection circuit.


Voltage Codes

Code	Min Up Level (Volts)	Min Down Level (Volts)	
В	2.5 to 2.1	1.9 to 1.5	
С	2.5 to 2.1	1.4 to 1.0	
D	1.9 to 1.6	1.4 to 1.0	
Ε	2.0 to 1.6	0.9 to 0.6	
F	4.0 to 3.5	0.5 to 0.3	
G	2.5 to 2.1	0.5 to 0.3	
Н	2.0 to 1.6	0.5 to 0.3	
J	1.5 to 1.1	0.5 to 0.3	
L	0.7 to 0.5	0.4 to 0.2	
T	0.3	-0.3	
Z	-1.0	-1.5	

Block Characters С Control line of PH CD Controlled data line of PH Set line. See flip flop Κ Reset line. See flip flop Reset line Set line Т Complement line. See flip flop Unloaded output Χ Nonlogical line (Exm bias) Indicated off board connection or labeled load resistor



Upper and Lower Row Tri-Lead Locations



MST Board (Wiring Side)

Upper row (1) are pins 11 and 13 Lower row (6) are pins 2 and 4

Voltage Locations On Phase 2 I STG Array Boards

Voltages are applied to EACH card. Each card occupies two connector positions

+7V +2V **B09 B04** GND

-3 **B06** D08/B13

+1.25V D₀3 4-Wide Card Socket

D	В
7	G
Р	М
U	s

Wiring Side

VOLTAGE LEVELS - SCOPING INFORMATION

- MST voltage swing is approximately +0.4v to -0.4v. Depending on the load, this signal will vary slightly.
- 2. Scope probes must always be grounded.
- 3. Lamp driver +2.0 is the up level; +0.3v is the down level.
- 4. Interface line +3.0 is the up level: 0.0v is the down level.
- 5. All lines longer than twelve inches must be terminated (a 90 resistor is used). These resistors may be on an MST card or may be terminated with a PLOT (plug on terminator). In the FEALDs, a terminator on the MST card is shown by an asterisk on an input line to a logic page and a note at the bottom of the page.

Example: -1 time buffered - RT011 BB6* -

A PLOT is another terminator that plugs into the tri-lead cable. PLOTs are shown in the ZA and ZB logic pages. Missing PLOT can be detected by an excessive amount of oscillation on a signal level.




Note: Missing PLOTs cause the machine to be very sensitive to noise.

Bad levels may appear to come from the external assemblers (BE and BF logic) because of spare inputs. Spare inputs are left floating. This causes the output to appear like a bad level.



The output signal should not be gated anywhere during the time the signal does not pass through ground. Also, there should be a note on the logic page involved.

Examples of outputs from correctly operating nets that may look as if they are double-terminated.



The following is an example of a double-terminated net output.



Special Note

- Signal lines cannot be tied down to -3V or ground
- Signal lines should not be tied up to +1.2V directly
- Signal lines can be tied up to +1.2V through a resistor network located on each board's clock card location pins B07 or B08.

Pulling Cards With Power On

Most cards in the A & B gates can be pulled out and extended or swapped without dropping power. Exceptions to this are:

- Local-Storage Cards 01A-B4—M2,P2,01A— C4—B2,C2
- 2. Storage-Protect Cards—01A—A1—H4,J4,K4, L4
- 3. Phase 21 Memory Cards
- 4. ECC Board Cards 01B-A3
- 5. Memory Select Card 01A-C1F2

Note:

- 1. It may be necessary to IMPL after a card is extended or swapped.
- Board covers should not be left open for an extended period of time.
 (Possible false errors or thermal checks.)

MISCELLANEOUS PART NUMBERS

Tools and Test Equipment:

Digitec* 251 Meter	P/N 453585
Console File Gram Gauge	P/N 2200154
Console File Pressure Pad	P/N 2200343
Console File Alignment Disk	P/N 2200345
MG Converter Text Box	P/N 2637491
IFA Diagnostic Wrap Tool	P/N 1994492
Interface Wrap Cable (Direct	P/N 2227492
Ctrl)	

PARTS


P/N 8211171/5854407
P/N 8212700/5857299
P/N 5858912
P/N 8211171/5854407
P/N 8214216
P/N 8214216
P/N 817123
P/N 5499810
P/N 5499812
P/N 5499811
P/N 1994488
P/N 5357064

^{*} United Systems Corporation

TERMINATOR PART NUMBERS


System/360		System/370
Bus — TAG —	•	2282675 2282676

BASIC DIAGNOSTIC FLT



Note. To Loop All Basics, Set Switch H = F

BASIC DIAGNOSTIC INFORMATION



Expansion Indicators

RWDP:	віт	MEANING
	0-3 4 5 6 7	Not Used R=1 if start console file key red W=1 if start console file key white D=1 if diagnostic stop on P=1 if console file power on
CPUCK:	віт	MEANING
	0-3 4 5 6 7	Not Used M-reg compare Any machine check SAR reg parity Clock sync
CFCKS:	віт	MEANING
	0 1 2 3 4 5 6 7	Not Used Data Command reg Disk address reg Byte Ctr Pause Clock start Counter match
STATS:	BIT	MEANING
	0-3 4 5 6 7	Not used Clock stop Execute complete Store one cycle IMPL requested

_		
ı	7	
	U	J

ABRTY Reg *	Bit	Group Gate 1	Group Gate 2	Group Gate 3
	0	Force System Reset Trap	Force S-Reg Dup Check A	**Diag I-Reg and Buffer Gating
	1	Force Alter Display Trap	Force S-Reg Dup Check B	**Enable Generate Address
	2	Force Set IC Trap	Force Ext XY Check	**Enable
Byte	3	Force Control Word Address Trap	Force Dest Byte Control Check	Spare
0	4	Force Instruction Ctr Match	Force ALU Logical Check	Allow PAA Hold
	5	Spare	Force LS Source/Dest X Check	Spare
	6	Force Scan Storage Trap	Force LS Source/Dest Y Check	Allow RF Read Out
	7	Force Clear Storage Trap	Force B-Reg Shift Check	Allow Set No Match and Force LRU Inv
	0	Spare	Force Clock Control Check	Spare
	1	Block DF Trap Inhibit	Force M-Reg Dup Check 1	Spare
	2	Allow Ext Interrupt Reg Set	Force M-Reg Dup Check 2	Spare
Byte	3	Force Word Move Stop	Force M-Reg Dup Check 3	Spare
1	4	Start Switch Reset	Force M-Reg Dup Check 4	Spare
	5	Block Reset CPU - Low	Force M-Reg Dup Check 5	Spare
	6	Spare	Force M-Reg Dup Check 6	Spare
	7	Force LS Address Check	Spare	Spare
	0	Simulate Int Timer, TOD Enable CK	Force Clock Sync Ck A-A1 & A-B1	Spare
	1	MPX Diagnostic Control	Force Clock Sync Ck A-A2 & A-B2	Spare
	2	Spare	Force Clock Sync Ck A-A3 & A-B3	Spare
Byte	3	Force TOD Clock Error	Force Clock Sync Ck A-A4 & A-B4	Spare
2	4	Diagnostic Parity Mode (P2I)	Force Clock Sync Ck B-A1 & A-C1	Spare
	5	Diagnostic Ripple Mode (P2I)	Force Clock Sync Ck B-B3 & A-C2	Spare
	6	Spare	Force Clock Sync Ck A-C3	Spare
	7	Spare	Force Clock Sync Ck B-C3 & A-C4	Spare
	0	Spare	Spare	Spare
	1	Spare	Spare	Spare
	2	Spare	Spare	Spare
Byte	3	Reset Process Stop Latch	Reset Process Stop Latch	Reset Process Stop Latch
3	4	Diag Control SAR (STG)	Diag Control SAR (STG)	Diag Control SAR (STG)
	5	Invert Z-Reg Parity Bits	Invert Z-Reg Parity Bits	Invert Z-Reg Parity Bits
	6	Block A-Local Storage	Block A-Local Storage	Block A-Local Storage
	7	Stop on Machine Check	Stop on Machine Check	Stop on Machine Check

*Note: Use inverted logic for diagnostic functions. **Note: Also gated by early Group Gate 3.

LOCAL STORAGE MAP (DIAGNOSTIC)

		Sele	ctor	
		Char	nels	
	-			
	A			
30		FIT Tab	le Pointer	
31	Ba	ackup Pointe		_OOD
32	Setup Area Pointer			
33	Test Number Link Register			
34		Monitor W	ork Register	•
35		Monitor W	ork Register	
36			ork Register	
37			ork Register	
38	Print Message Link			
39	Flags	Search	Test	Ident
3A		nitor		nk
3B	Flags Section		Alpha Dec Flags	
3C			Test Link	
3D	Error Flags			
3E	Flags	l	Err Cor	Feat 3
3F	Section	n Link	Reg	
	Eta	ac in 1 \$3831		Elaga un I C2E0

- 1			1	•
	3F	Section Link	Reg	
	Flags in LS390	Flags in LS3B3L	. 1	Flags in LS3E0
	0 Cannot Single-Cy	cle 4 Already In	Test	0 No New Line
	1 Test Search	5		1 Retain Overlay
	2 Last Test	6 Cycle Each	Test	2 Log Failing Test
	3 Overlay	7 Retry Flag		3 Log Present
	4 No Loop SSW			4 Extint Bit 1
	5 Feature Test			5 Print Section Message
	6 1 = Read 0 = Wri	ite		6 Printer 2 Reset
	7 Main Storage Prin	nt		7 Restart Manuals

	0		1		2			3
00			Cc	mmo	n Work	<		
01				Ar	·ea			
02						_		
03				Undet	fined			
04								
05				Wo	rk			
06								
07				Are	ea .			
80								
09								
0A						_		
0B								
0C								
0D								
0E								
0F			Sy		et Link	(
10				Sec	tion			
11								
12				Wo	rk			
13								
14			_	Ar				
15	5	5	5	5	5	5	5	5
16	F	F	F	F	F	F	F	F
17	F	F	FFFF				F	F
18		Actual Results						
19	Field For							
1A	Extended							
1B 1C	CPU FLT Common Work Area							
1D					y Both	1		
1E	Monitor and							

טו	Used	By Both	- 1
ΙE	Mon	itor and	7
F		Tests	
Se	nse Switches in LS3B0	Flags in LS3E1	
0	Print Exp-Act Rslts	0	
1	Loop Test	1 *EX1 was run	
2	Loop Section	2 *EX2 was run	
3	Test ID	3 *EX3 was run	
4			
5	Print Bypass		
6	Print Errors		
7	Print Instructions		

	0		1		2			3
00			Common Work					
01			Area					
02								-
03				Unde	fined			
04								
05				Wo	rk			
06								
07				Are	ea			
80								
09								
0А								
0B								
0C								
0D								
0E					L.,			
0F 10			Sy		et Link	<u> </u>		-
11				Sec	tion			
12				Wo	rk			
13				***				
14				Ar	ea.			
15	5	5	5	5	5	5	5	
16	F	F	F	F	F	F	F	F
17	F	F	F	F	F	F	F	F
18			Actual Results					
19		Field For						
1A		Extended						
1B	CPU FLT							
1C			Con	nmon	Work	Area		
1D					y Botl	1		
1E	Monitor and							

Direct	and	Indirect	
	Acc	ess	

Flags in LS390

3

0 Cannot Single Cycle Test Search Last Test Overlay No Loop SSW. Feature Test 1 = Read 0 = Write Main Storage Print Sense Switches in LS3B0 Print Exp-Act Rslts Loop Test Loop Section Test Step

> Print Bypass Tight Loop

> > Test Number

LS3B1 = Section LS3B2

LS3B3H Flags in LS3B3L Already In Test Cycle Each Test Retry Flag Flags in LS3EO 0 No New Line Retain Overlay

LS Adr	P Low	P High
00-07	0	0
08-0F	1	0
10-17	2	2
18-1F	3	2
20-27	4	4
28-2F	5	4
30-37	6	6
38-3F	7	6

P low settings are for direct access. P high settings are for indirect access.

DIAGNOSTIC TEST LISTING

Basic Test Sections

- BA Console File and CPU Functions
- BC Local Storage
- **BE CPU Functions**
- BG Program and Control Storage
- BJ CPU Functions
- BL 3210 Console Printer
- BM 3215 Console Printer

Extended Test Sections

- **EA** Microdiagnostic Monitor
- EA External Registers
- EC Machine Check Register
- ED I-Cycles
- EE Address Adjust
- EF MPX Channel
- EG Trapping and Priorities
- EJ Selector Channel 1
- EK Selector Channel 2 Use EJ listing
- EL Selector Channel 3 (when
- EM Selector Channel 4 1 trouble shooting.
- EN Selector Channel Common
- EQ Storage Protect
- EW Retry Registers
- EY Timers HRT and TOD
- SB Integrated File Adapter

Manual Tests

- MA Console Test
- MB Storage Analyzation
- MD Manual Operation of Console Printer
- ME I/O Exerciser
- BU Manual Console File Test



NOTES

10

EXTERNAL ASSIGNMENT CHART

Word Address	Word Name	Byte 0	Byte 1	Byte 2	Byte 3	X Y Line
00	RTY	MB 2	MB 3	ECNT	RCNT	0.0
01	NO REG	NOREGO	NOREGI	NOREG2	NOREG3	0 1
02	DIAG	DIAGO	DIAGT	FEAT2	FEAT3	02
03	XXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXX	XXXXXXX	03
04	SPTL '	SREG	PREG	TREG	L REG	0.4
05	SYS .	SYS0	SYS1	SYS2	HREG	05
06	MCKB .	MCKBO	MCK81	MCK82	MCK83	06
07	MCKA	MCKAG	MCKAI	MCKA2	MCKAS	0.7
08	CPU	MODE	CFDAR	LATIM	MATCH	10
09	CFDR	CFOR	CFDR	CFOR	CFOR	11
OA.	ACB	ACB0	ACB1	XXXXXXXX	XXXXXXXX	1 2
0B	SW	SWO	SW1	SW2	SW3	13
0C	SPTL '	SREG	PREG	T REG	L REG	1.4
OD	SYS .	SYS0	SYS1	SYS2	H REG	15
0E	MPX	MTO	1TM:	Met	MBO	16
0F	DOC	TI	TA	77	TE	17
10	PSWCTL			MSKA	MSKB	20
11	CTCAX	CTCAX0	CTCAX1	CTCAX2	CTCAX3	21
12	MISC	EXTINT				22
13	CTCAY	CTCAYO	CTCAYI	CTCAYZ	CTCAY3	23
14	SPTL .	SREG	P REG	TREG	L REG	24
15	SYS .	SYS0	SYS1	SYS2	H REG	2.5
16	IN	INTA	INTB	SER2	SER3	26
17	DC	DCBO	DCHI	TSBO	DCHI	27
18	ABRTY	ABRTY0	ABRTY1	ABRTY2	ABRTY3	30
19	SPTLB	SRTY	PRTY	TRTY	LRTY	3 1
1A	HMRTY		HRTY	MRTY2	MRTY3	32
1B	CPURTY	BYDST	RTYFLG	LSDST	EXTOST	33
1C	SPTL '	SREG	PREG	TREG	L REG	34
1D	SYS .	SYS0	SYS1	SYS2	HREG	3.5
1E	PIR	PIRO	PIR1	PIR2	PIR3	36
1F	PIRM	PIRM0	PIRM1	PIRM2	PIRM3	37


Word Address	Word Name	Byte 0	Byte 1	Byte 2	Byte 3	X Y Line	
20	GBUF FBAK	GBO FWB	GRI FCH	GB2 FCL	GB3 FOP	40)
21	GBS FCND	GSP FDS	GBF FHC	GCT FED	GBD FMOD	41	11
22	GSTAT FSTAT	GF FFL	GE FCS	GS FST	GL FGL	42	SX1/IFA
23	GTAG FTAG	GTO FTO	GTI FTI	GO FBO	GR FDR	43) •//////
24	SPTL '	SREG	PREG	TREG	L REG	44	ľ
25	SYS .	SYS0	SYS1	SYS2	H REG	45	
26	FERR	FSB	FGT	FTS	FAT	46	IFA
27	CKCPT	CKCPT 0	CKCPT 1	CKCPT 2	CKCPT 3	47	
28	GBUF	G80	GB1	GB2	GB3	50)
29	GBS	GSP	GBF	GCT	GBD	51	SX4/IFA
2A	GSTAT	GF	GE	GS	GŁ	5.2	(0,4,11,2
28	GTAG	GTO	GTI	GO	GR	53)
2C	SPTL '	SREG	PREG	TREG	L REG	54	
2D	SYS .	SYS0	SYS1	SYS2	H REG	5.5	
2E						56	
2F						5 7	
30	GBUF	G80	GB1	GB2	G93	6.0)
31	GBS	GSP	GBF	GCT	GBD	61	(SX2
32	GSTAT	GF	GE	GS	GL	6.2	(
33	GTAG	610	GTI	GO	GR	63)
34	SPTL '	SREG	PREG	TREG	L REG	6.4	
35	SYS .	SYS0	SYS1	SYS2	H REG	6.5	
36	TODH	TODH0	TODH1	TODH2	TODH3	66	
37						67	
38	GBUF	GBQ	GBI	GB2	GB3	7.0)
39	GBS	GSP	GBF	GCT	GBP	71	SX3
3A	GSTAT	GF	GE	GS	GL	7.2	223
3B	GTAG	GTO	GTI	GO	GR	73)
3C	SPTL '	SREG	PREG	T REG	L REG	7.4	
3D	sys .	SYS0	SYS1	SYS2	H REG	75	
3E	TODL	TODL0	TODL1	TODL2	TODL3	76	
3F						77	

may not be used as a destination

NOTES: 1. Shaded bytes may not be used as a destination

- 2. * Not flush-through checked
- 3. x Roller display
- Both MCKA and MCKB are set to zero when MCKA is used as a destination in a word-move-word with the NOREG as the source

EXTERNAL ADDRESS LINE DECODING



EXTERNAL GATING TO A-REGISTER

Gate		External Assembler		Expanded External Assembler
	Word Addr		Word Addr	ressembler
Gate Ext	0В	Switches A-H		CPC Asm
Group A'	09	CF-DATA-REGISTER		
Gate Ext	00	MB2,MB3,ECNT, RCNT	26	IFA (word 26)
Group,B'	02	DIAGO,DIAG1, FEAT2,FEAT3	36	TODH0,TODH1, TODH2,TODH3
	0A	ACB0,ACB1	3E	TODL0,TODL1, TODL2.TODL3
Gate Ext	18	ABRTY0,ABRTY1, ABRTY2,ABRTY3	IE	PIR (Spare)
Group,C'	19	SRTY,PRTY,TRTY, LRTY	IF	PIRM (Spare)
	IA	HRTY,MRTY2,MRTY3	ļ	
	IB	BYTDST, RTYFLG, LSDST,EYDST		
Not	20-23	IFA or SX1	10	EPSWA,EPSWB, MSKA,MSKB
Gate Ext	30-33	SX2	11	CTCAX0,CTCAX1, CTCAX2,CTCAX3
Group ABC'	06	мскв	12	EXTINT,EC,SER1
	07	MCKA	13	CTCAY0,CTCAY1, CYCAY2,CYCAY3
	0E	мто,мті,мві,мво	08	MODE,CFDAR, LRUM,MATCH
1	0F	TI,TA,TT,TE	17	DCBO,DCHI,TSBO,DCBI
	05	SYS0,SYS1,SYS2, H-REG		
	16	INTA, INTB, SER2, SER3	L_	l

Byte	Bit	RTY - 00
0	0 1 2 3 4	MB2 0-7-Address Back- RM035 up for M2 Reg
	5 6 7	Displayed in Upper Roller Position 4
1	0 1 2 3 4	MB3 0-7-Address Back- up for M3 Reg Bits 0-3 RM073 Bits 4-5 RM223 Bits 6-7 RM052
	5 6 7	Displayed in Upper Roller Position 4
2	0 1 2 3 4 5 6 7	ECNT 0-7-Maintains a RE061 Single-Bit Correction Count RE062 for Both the Main and Control Storages
3	0 1 2 3 4 5 6 7	RCNT 0-7-Maintains a RH031 Retry Count When: — A Trap Request is Present — The CPU is in the Trap 1 Cycle

Bytes	NOREG - 01
0-3	Fullword facility that is used to Zero Out Other Locations. When a NO REG is specified, the associated destination is set to all zeros.

Byte	Bit	DIAG - 02
0	0 1 2 3 Diag 0 4 5 6 7	Z/O Stop or Preserve RD021 Bad Parity Multifunction Bit Force Z-Reg Parity Bits Suppress All Traps Diagnostic Group Gate 1 Diagnostic Group Gate 2 Diagnostic Group Gate 3 Diagnostic Group Gate Delayed Pulse
1	0 1 2 3 Diag 1 5 6 7	Selector Channel RD024 Force Trap Bit 4 Selector Channel RD023 Force Trap Bit 5 Selector Channel 4 RD021 Priority Request (H4) H3 Trap Request Selector Channel Check Indicator Spare Spare Diagnostic Key (Display Only)
2	0 1 2 3 Feat 2 4 5 6 7	Main Storage Size: RD051 1 = 112K 4 = 256K 2 = 160K 5 = 384K 3 = 208K 6 = 512K IFA Channels (IFA Counts as 1 Channel) 00 = 1 01 = 2 10 = 3 11 = 4 Word Buffer
3	0 1 2 3 Feat 3 4 5 6 7	Spare RD052 3215 Second SELECTRIC Spare CPU Timer Spare Spare Direct Control

Byte	Bit	Ext Address 03	
		This facility is not used on the 3145.	

Ī		
Byte	Bit	SPTL - 04 (Also 0C,1C,2C,3C,14,24,34)
0	01 234567	True/Complement Addition Decimal = 1 if Invalid Digit; Binary = 1 Carry-Out of Bit One Equals 1 if Z-Bus Not Zero S Carry-Out of Bit Zero ALU Result 0-3 = 0 ALU Result 4-7 = 0 General Purpose Stats RS125 RS225
	0	Expanded LS A Source
	1	Used with L-Reg to Form Indirect LS Address
1	3	P External Address if C1 Bit 0 = 1 Expanded LS B Source
	5 6 7	Used With C1,C2 to Form Direct LS Address RP011 RP012
2	0 1 2 3	TH - Mask for Store Word Function
	4 5	TA - Byte Pointer for Indirect Byte A Source
	6 7	TB - Byte Pointer for Indirect Byte B Source
		RT012 RT013
3	0 1 2 3	LH - L High L The L-Reg holds intermediate byte operand(s).
	4 5 6 7	LL - L Low RL011

	Bit		SYS - 05 (Also 0D,1D,2D,3D,15,25,35)
0	0 1 2 3 4 5 6 7	Sys 0	Machine-Check Interrupt Pending Retry Routine Machine Check Mark DOC Console (2) LOG Present Sub-Block Protection Mode Selector Channel Start I/O Latch Force Module 0 to Local Storage Control Storage (LSCS) RS011
1	0 1 2 3 4-5 6 7	Sys 1	Enable Clear Switch IMPL Console-File Wait Bit Meter Switch in CE Mode 00 = Unassigned 01 = Power On Reset 10 = Subsystem Load 11 = System Load Error In Stop Word Instruction Processing Lath RS012
2	0 1 2 3 4 5 6 7	Sys 2	Address Contents CPU Interruption Force SAR Interruption Force (Monitor) PSW Restart EVR Latch System Control Interruption Timer Interruption Force Reserved For Priority Interrupt RS013
3	0 1 2 3 4 5 6 7	H-Reg	Machine Check Priority Operation Retry Priority Operation CPU High-Priority Operation SX 1,2, and 3, or IFA High-Priority Operation SX2,3 (If IFA Installed) SX4 Only (If Installed) Multiplexer Channel IFA Low-Priority Operation Store/Display and Logout RH022

Byte	Bit	MCKB 06	
0	0 1 2 3 4 5 6 7	Storage Address Check SDBI Parity Check SDBO Parity Check Store Parity Check Spare Store Protect Parity Check Clock Sync Check A Clock Sync Check B RE041 RE045	
1	0 1 2 3 4 5 6 7	M-Reg Compare Check A M-Reg Compare Check B M-Reg Compare Check C M-Reg Compare Check D Addr Xlate No Match Addr Xlate Multimatch Addr Xlate LRU Invalid Any Machine Check RE011 RE043 RE044 RE046	
2	0 1 2 3 4 5 6 7	I-Cycle Hardware Control Line Parity Check ECC Busy Check ECC Hardware Check Double ECC Error Data or Check Bit Failure Data Bit Failure RE051	
3	0 1 2 3 4 5 6 7	CT C32 C16 C8 C4 C2 C1 C0	

Byte	Bit	MCKA 07	
0	0 1 2 3 4 5 6 7	LS A Source Address Check LS B Source Address Check LS A Destination Address Check LS B Destination Address Check Destination Byte Control Check LS A, B Destination Address Compare LS Control Assembler Check C-Register Parity Check RE021 RE022	
1	0 1 2 3 4 5 6 7	ACB Register Parity Check LS Compare Check Flush Through Check H-Register Parity Check Spare P-Register Parity Check T-Register Parity Check L-Register Parity Check RE023 RE024	
2	0 1 2 3 4 5 6 7	ALU 2 Halfsum Check ALU 3 Halfsum Check ALU Logical Check B-Register Shift Check A-Register Parity Check B-Register Parity Check Z-Register Parity Check D-Register Parity Check RE031 RE032 RE033	
3	0 1 2 3 4 5 6 7	External Destination X-Compare External Destination Y-Compare External Source Y-Check External Control Assembler Parity Check Interval Timer Parity Check S-Register Duplicate (Compare) Check Time-of-Day Clock Parity Check Control Storage Address Check RE041 RE034	

Byte	Bit	CPU 08		
	0	Hard Stop Latch Register 14 Bit 0 Enable I-Cycle and ADR/ADJ Ctrl and EXPLS		
o	2 3	Enable Hardware Retry Mode Full Recording Mode MS Single ECC Errors		
	4	Full Recording Mode CS Single ECC Errors		
	5	Threshold Mode CS Single ECC Errors		
	6	Reserved Reserved		
		RM811		
1	0-7	Track and Sector Address - CFDA Console File		
		KF031		
2	0-7	LRUM Least Recently Used ADR/ADJ Table Register		
		MT215		
3	0-7	Match ADR/ADJ Table Reg Matches Preaddress Asm		
		MT332		
Byte	Bit	CFDR - 09		

Byte	Bit	CFDR - 09
0-3		CF Data Register KF014-017

(RM811, KF031, MT215, MT332)

Byte	Bit	ACB OA		
0	01234567	АСВО	Spares Compared with M1 Bits 4-7 on all Main Storage Accesses	
1	0 1 2 3 4 5 6 7	ACB1	Compared with M2 Bits 0-4 for all Storage Accesses (Bits 0 and 1 May Be Altered for Control Storage Accesses) 5 = 0 Internal Storage Only 67 = 00 = 16K Bound 01 = 32K Bound 10 = 48K Bound 11 = 64K Bound 5 = 1 Ext Storage 67 = 00 = 128K Ext Storage 01 = 256K Ext Storage	
2	0-7	Spare		
3	0-7	Spare		

(MC015-016)

Byte	Bit	Sw - 0B	
0	0-7	Rotary Switches A and B	
1	0-7	Rotary Switches C and D	
2	0-7	Rotary Switches E and F	
3	0-7	Rotary Switches G and H PA011,PA041,PA211,PA241	

Byte	Bit		MPX - 0E		
0	0 1 2 3 4 5 6 7	мто	Operation Out Select Out Address Out Command Out Service Out Interrupt Suppress Out Spare FA013		
1	0 1 *2 *3 4 5 6	МТІ	Operation In *Bits Address In 23 Status In Service In 00 = Operation In-Up Select In 01 = Service In-Up MPX Request In 10 = Status In-Up MPX or Console 11 = Operation In-Up Request In Disconnect In FA011 FA012		
2	0-7	мві	MPX Channel Bus-In Data FA111 FA121		
3	0-7	МВО	MPX Channel Bus-Out Data FA014		

Byte	Bit	DOC - 0F		
0	0-7	TI Hold the Documentary Console Bus-In Data PD025		
1	0 1 2 3 4 5 6 7	Read Latch Write Latch Stacked Request TA Share Request Attention Reset Alarm Sense Share Set Spare		
2	0 1 2 3 4 5 6 7	Attention Ready Spare TT Cycle Intlk Spare End Console Request Cancel		
3	0-7	TE	Holds the Documentary Console Bus-Out Data PD042	

Byte	Bit		PSWCTL 10
0	0 1 2 3 4 5 6 7	EPSWA	Reserved Mask PER Reserved Priority Mask Reserved Translation Mode I/O Master Mask External Master Mask RJ011
1	0 1 2 3 4 5 6 7	EPSWB	Reserved Reserved Reserved EC Mode Machine Check Mask Machine Check Mask Wait Problem Bit RJ012
2	0 1 2 3 4 5 6 7	MSKA	Timer Mask Ext Int Key Mask External Signal Mask Reserved Reserved Reserved Reserved Reserved Reserved Reserved
3	0 1 2 3 4 5 6 7	MSKB	MPX Channel Mask Sel Channel 1 Mask Sel Channel 2 Mask Sel Channel 3 Mask Sel Channel 4 Mask Reserved Reserved Reserved RIJ012

Byte	Bit		MISC - 12
0	0-7	Extint	External Interrupt Signals BE071
1	0-7		Reserved
2	0-7	EC Level	Last Two Digits of Micro EC Level
			RD061
3	0-7	Serial 1	First Two Digits of Machine Serial No.

CHANNEL TO CHANNEL FEATURE

Byte	Bit	CTCAX - 11 and CTCAY - 13
o	0 1 2 3 4 5 6 7	Command Check Intervention Required Buffer Check Equipment Check Selection Check Sequence Check Status Generation Check HIO or Selective Reset BF001 BF002
1	01234567	Ready Latch Select Propagate Side Selected Sequence Counter 1 Sequence Counter 2 Sequence Counter 3 Sequence Counter 4 Sequence Counter 5 BF002 BF001
2	0 1 2 3 4 5 6 7	Disconnect Status Parity Bit Predict Attention Latch Busy Bit Channel End Device End Unit Check Unit Exception BF001 BF002
3	0 1 2 3 4 5 6 7	Stack Status Latch Write Command Read Command Control Command Sense Command End-of-File Command Spare Enable Compatibility (Ext 11)/Data-In Mode (Ext 13) BF002 BF001

NOTE: Odd parity not maintained in these externals. Refer to XX—— logics.

	Byte	Bit	IN - 16
	ARTICLES AND STREET MANUAL	0	Spare
		1	Spare
		2	Timer
INTA	0	3	External Signal
		4	System Control
	1	5	CPU Signal 0
	1	6	CPU Signal 1
	,	7	Process Stop
		0	MPX Channel
		1	Selector Channel 1
		2	Selector Channel 2
INTB	1	3	Selector Channel 3
		4	Selector Channel 4
		5	I/O Interrupt
		6	Timer Update
		7	External
Ser 2	2	0-7	Middle Two Digits of Machine Serial No.
Ser 3	3	0-7	Last Two Digits of Machine Serial No.

(RJ011-012, BE161)

Byte	Bit		DC - 17
0	0-7	DCBO Direct Control Bus-Out	
1	0 1-7	DCBI	Direct Control Hold-In Unused
2	0-7	тѕво	Timing Signal Bus-Out
3	0-7	DCHI	Direct Control Bus-In JA021-023

Byte	Bit	ABRTY - 18 (Retry)
0	0-7	
1	0-7	Contains source data of A- or B- register for retry. Word Type A = A/B A-Reg Saved B = A/B B-Reg Saved
2	0-7	
3	0-7	(RR111-144)

Byte	Bit	SPTLB - 19 (Retry)	
0	0-7	S-Reg Backup	
1	0-7	P-Reg Backup	
2	0-7	T-Reg Backup	
3	0-7	L-Reg Backup (RR114-144)	

Byte	Bit	HMRTY - 1A (Retry)	
0	0-7	Spare	
1	0-7	HRTY H-Reg Backup RR125	
2	0-7	MRTY 2 M-Reg (Byte 2) Backup RR135	
3	0-7	MRTY 3 M-Reg (Byte 3) Backup RR145	

Byte	Bit		CPURTY - 1B (Retry)
0	0-3 4 5 6 7	BYDST	Spare Dest Byte 0 Dest Byte 1 Dest Byte 2 Dest Byte 3 (RR116-118)
1	0 1 2 3 4 5 6 7	RTYFLG	Error in Stg 2 Cycle Type 1 Error Type 2 Error Type 3 Error Ext Dest (0 = LS Dest) Stg Word Trap 2 Cycle Error Unretriable (RR012)
2	0 1-3 4-6	LSDST	Spare LS Y-Addr LS X-Addr
	7		Exp LS Dest (RR136)
3	0 1-3 4-6	EXTDST EXTDST	Spare External Y-Addr External X-Addr
	7	L	Spare (RR136-148)

Byte	Bit	Spare - 1E

	Byte	Bit	Spare - 1F
I			

Byte	Bit		G1BUF (SX1 On	ly) 20,28,30 & 38
0	0 1 2 3 4 5 6 7	GB0	Fwd = B0 Bkwd = B3	GC611
1	0 1 2 3 4 5 6 7	GSP	Spare Spare Spare Spare Spare Spare Spare Spare Spare	
2	0 1 2 3 4 5 6	GF	Chain Data Command Chain Sup Length Ind Skip Allow Halt Input Fwd Input Bkwd Output	GB712 GB412
3	0 1 2 3 4 5 6 7	GT0	Operational Out Select Out Address Out Command Out Service Out Data Out Suppress Out Spare	GB313 GB213 GB312 GB312 GB113 GB113 GB212

Selector Channel Logics

GA Pages Common to All Channels GB and GC = Channel 1 GF and GG = Channel 2 GK and GL = Channel 3 GP and GQ = Channel 4

Byte	Bit		G1BS (SX1 Only) 21,29,31,39
o	0 1 2 3 4 5 6 7	GB1	Fwd = B1 GC621 Bkwd = B2
1	0 1 2 3 4 5 6 7	GBF	Spare BF 6 BF 5 BF 4 BF 3 GB 2 BF 1 BF 0 GC312
2	0 1 2 3 4 5 6	GE	Prog Ctrl Interrupt Incorrect Length Program Check Protection Check Data Check Chan Ctrl Check Intf Ctrl Check Chaining Check GB513
3	0 1 2 3 4 5 6 7	GTI	Operational In Address In Status In Service In Select In Data In Request In Disconnect In

Selector Channel Logics

GA Pages Common to All Channels

GB and GC = Channel 1

GF and GG = Channel 2

GK and GL = Channel 3

GP and GQ = Channel 4

			22,2A,
Byte	Bit		G1STAT (SX1 Only) 32,3A
0	0 1 2 3 4 5 6 7	GB2	Fwd = B2 Bkwd = B1
1	0 1 2 3 4 5 6 7	GСТ	Buffer Ctrl Check Count Through 0 Chain Data Request Buffer Partition GCL 0 GCL 1 GCL 2 GCL 2 GCL 3
2	0 1 2 3 4 5 6 7	GS	Channel Loaded GB213 Interrupt Latch GB213 Poll Control GB313 Channel Primed GB211 DCC Mode GB213 Command Retry GB513 Gate A/Share Req* GB652 *(Diag)
3	0 1 2 3 4 5 6 7	GO	Channel Bus Out GB082 Channel Bus Out

Selector Channel Logics

GA Pages Common to All Channels GB and GC = Channel 1 GF and GG = Channel 2

GK and GL = Channel 3 GP and GQ = Channel 4

Byte	Bit	G1TAG (SX1 Only) 23,2B,33,3B					
0	0 1 2 3 4 5 6 7	Fwd = B3 GB3 GC641 Bkwd = B0					
1	0 1 2 3 4 5 6 7	Spare GDRL 6 GDRL 7 GBD GB P GB 0 GB 1 GB 2 GB 3					
2	0 1 2 3 4 5 6 7	Count Ready GB413 Count Zero GB414 GR Full GB311 GL Interrupt Cond GB413 Share Error GB412 Spare Position Code GB711					
3	0 1 2 3 4 5 6	Communication GR with Data Flow (Data, Command, Address, Status)					

Selector Channel Logics

GA Pages Common to All Channels GB and GC = Channel 1 GF and GG = Channel 2 GK and GL = Channel 3

GP and GQ = Channel 4



Byte	Bit	FBAK - 20 (IFA Only)					
0	0-7	FWB	Spare				
1	0 1 2 3 4 5 6 7	FCH	32K 16K 8K 4K 2K 1048 512 256	File Counter High (JK211)			
2	0 1 2 3 4 5 6 7	FCL	128 64 32 16 8 4	File Counter Low (JK311)			
3	0 1 2 3 4 5 6 7	FOP	*Op Code (Read) *Op Code (Write) Address Mark (Omit) Search Scan Index Hold Format Skip (JK411-412)				

Byte	Bit	FCND - 21 (IFA Only)
0	0 1 2 3 4 5 6	Busy On-Line Unsafe FDS Spare Pack Change End of Cylinder Multimodule Selected (JL511) Seek Incomplete (WF10
1	0 1 2 3 4 5 6 7	FHC Diagnostic, Head/Cylinder (CE Panel)
2	0 1 2 3 4 5 6 7	FED Diagnostic Error Display (CE Panel)
3	0 1 2 3 4 5 6	Module Select Gate

Byte	Bit		FFL - 22 (IFA Only)			
	0		Chain Data			
	1	1	Command Chain			
	2		Sup Length Ind			
0	3	FFL	Skip			
	4		Spare			
	5		Input			
	6		Control Store Count Ready			
	7		Output (JK111 and			
			JK512)			
	0		Prog Controlled Intrpt (JK111)			
	1		Incorrect Length (JK513)			
	2		Program Check			
1	3	FCS	Protection Check (JK212)			
	4		Channel Data Check			
	5		Channel Ctrl Check)			
	6		Interface Ctrl Check (JK214)			
	7		Spare			
	0	ŀ	Channel Busy			
	1		Interrupt Latch			
	2		Control Unit End			
2	3	FST				
	4		Block CE Mode			
	5		Spare			
	6		Spare			
	7	ļ	Spare (JK313-315)			
	0		Main Store Count Ready)			
	1		Count Zero (JK512)			
	2		FDR Full			
3	3	FGL	Interrupt Condition JK416			
	4	1	Share Cycle Error			
	5		Retry Code 0			
	6	1	Retry Code 1			
	7	L	Retry Code 2			

Byte	Bit		FTAG - 23 (IFA Only)
0	0 1 2 3 4 5 6 7	FTO	Set Cylinder Tag Set Head Tag Set Difference Tag Control Tag CUA Load Spare-A Spare-B Spare-C (JK112)
1	0 1 2 3 4 5 6 7	FTI	1281 64- 32- 16 Cylinder 8- Address 4- Register 2- 1 (JK214)
2	0 1 2 3 4 5 6 7	FBO	128; (Write Gate) 64; (Read Gate) 32; Seek Start 16; Rst Head Req 8; (Erase Gate) 4; Select Head 2; Return to 000 1; Head Advance (JK311)
3	0 1 2 3 4 5 6 7	FDR	

Byte	Bit		FERR - 26 (IFA On	ıly)			
0	0 1 2 3 4 5 6 7	FSB	CC Hardware Error Track Overrun (Wr) Bus-Out Parity Chec Serdes Check Data Check Data/Cmd Overrun Missing Addr Mark Write Current Error	JL613 k JL611 JL013 JL811 JL513 JL014			
1	0 1 2 3 4 5 6 7	FGT	Command Overrun Erase Gate High Compare Low Compare Error Timeout Selected Gated Attn Contingent Connect Spare				
2	0 1 2 3 4 5 6 7	FTS	Test Sel Sw 0 Test Sel Sw 1 Test Sel Sw 2 Test Sel Sw 3 CE Error Disable CE Mode Latch JL514 Allow CE Mode Sw Gated Attn Spare WF101 (FE110)				
3	0 1 2 3 4 5 6 7	FAT	Gated Attention 7 Gated Attention 6 Gated Attention 5 Gated Attention 4 Gated Attention 3 Gated Attention 2 Gated Attention 1 Gated Attention 0	(FAT ext has, in addition to attention usage, a multiple use in diagnostic mode. FBO bits 5,6,and 7 gate the diagnostic assembler.)			

FAT - DIAGNOSTIC USAGE

Diagnostic Address 0	Diagnostic Address 1
O No-Op Read Data Op JL314 Write Gap Op Compare Read Data JL215 Read Buffer O Read Buffer 7 Serial Data JL014	O Counter Pos 128 1 Counter Pos 64 2 Counter Pos 32 3 Counter Pos 16 4 Counter Pos 8 5 Counter Pos 4 6 Counter Pos 2 7 Counter Pos 1
Diagnostic Address 2	Diagnostic Address 3
O Count 0 Gate Count Decode 1 Count Decode 2 Count Decode 3 Count Decode 7 BCA Time JL216 Data Gate JL117 Orientation Latch JL014	O Count Decode 20 1 Count Decode 21 2 Count Decode 22 3 Count Decode 23 4 Count Decode 24 5 Count Decode 25 6 Count Decode 26 7 Count Decode 15
Diagnostic Address 4	Diagnostic Address 5
O Read Gate Write Gate Very Clock Gate Standard Index Block Clock Bits Serialized Data Write Sync Gate JL411 JL313 JL313 JL313	0 Bit Ring 3 JL312 1 CC Register Pos 0 JL211 2 CC Register Pos 15 JL212 3 BCA Position 1 4 BCA Position 128 5 Address Mark 1 6 Read Sync Gate 7 Head Condition JL411
Diagnostic Address 6	
1 IFA High Trap Req JL611 1 IFA Low Trap Req 2 Force Trap Bit-4 3 Force Trap Bit-5 4 Error Timeout JL612 5 Control Tag A JL512 6 Spare	

6 Spare 7 Spare

Byte	Bit	CKCPT - 27
0	0-7	CKCPTO Bits 0-7
1	0-7	CKCPT1 Bits 8-15
2	0 1 2 3 4 5 6 7	CKCPT2 Bits 16-19
3	0 1 2 3 4 5 6 7	CKC Submask PT Submask Error Bit CKCPT3 Manual Mode Control CKC Interrupt Bits PT Interrupt Update Latch Not Used (CCxxx)

	Byte	Bit		TLB - 2E	
I	0	0-7	VA	Bits 0-7	
	1	0 1 2 3 4 5 6 7	VA	Bits 8-12 Not Used	(MT311-344)
	2	0 1 2 3 4 5 6 7	RA	Bits 0-7	
	3	0 1 2 3 4 5 6	RA	Bits 8-12	(MT111-132)

Byte	Bit		TODH - 36
0	0-7	TODHO	Bits 0-7
1	0-7	TODHI	Bits 8-15
2	0-7	TODH2	Bits 16-23
3	0-7	торнз	Bits 24-31
			CT211-CT317

Byte	Bit		TODL - 3E		
0	0-7	TODL0	Bits 32-39		
1	0-7	TODL1	Bits 40-47		
2	0-3	TODL2	Bits 48-51		
	4 5 6 7	}	Not Used (CT211-CT317)		
3	0 1 2 3 4 5 6 7	TODL2	Spare Microprogram Patch (CT317) Spare		

EXPANDED LOCAL STORAGE MAP

NOTE: Expanded local storage may be altered from the printer keyboard with the CE key on.

EXPLS	Word Name	Byte 0	Byte 1	Byte 2	Byte 3	X and Y Line
50	ı	Key I-Register		X2 Y0		
51	V		V-Register		X2 Y1	
52	w			W-Reg	ister	X2 Y2
53	U			U-Regi	ster	X2 Y3
54	IBU			IBU-R	egister	X2 Y4
55	TR			TR-Re	gister	X2 Y5
56	ICS		Control Disp			X2 Y6
		57 tl	nrough 5F u	nassigned		
60	G2DRL		DA	TA ADDR	(SX 2)	X4 Y0
61	G2DBRL		BA	CKUP DA	A ADDR	X4 Y1
62						X4 Y2
63						X4 Y3
64	G3DRL		DA	TA ADDR	(SX 3)	X4 Y4
65	G3DBRL		BA	CKUP DA	TA ADDR	X4 Y5
66						X4 Y6
67						X4 Y7
68	G1DRL		DA	TA ADDR	(SX 1)	X5 Y0
69	G1DBRL		BA	CKUP DA	A ADDR	X5 Y1
6A						X5 Y2
6B						X5 Y3
6C	G4DRL		DA	TA ADDR	(SX 4)	X5 Y4
6D	G4DBRL		BA	CKUP DA	TA ADDR	X5 Y5
6E						X5 Y6
6F						X5 Y7
7 7		70	through 77	unassigned		
78	SN					X7 Y0
79	PN					X7 Y1
7A	WK		Working	Register		X7 Y2
7B	NP	PAA byte 1,	2 Latched	Control	Control	X7 Y3
7C	DK			Real A	ddr Reg	X7 Y4
7D	SS					X7 Y5
7E						X7 Y6
7F						X7 Y7

NOTE: Mode register bit 1 must be on to display EXPLS.


LOCAL STORAGE

Word Name	LS Location	Byte 0	Byte 1	Byte 2	Byte 3	X and Y Line
	00		General Re	egister O		X0 Y0
	01		General Re	egister 1		X0 Y1
	02		General Re	egister 2		X0 Y2
	03		General Re	egister 3		X0 Y3
	04		General Re	egister 4		X0 Y4
	05		General Re	egister 5		X0 Y5
	06		General Re			X0 Y6
	07		General Re	gister 7		X0 Y7
	08		General Re	gister 8		X1 Y0
	09		General Re	gister 9		X1 Y1
	0A		General Re	egister A		X1 Y2
	0B		General Re		X1 Y3	
	0C		General Re		X1 Y4	
	0D		General Re	gister D		X1 Y5
	0E		General Re	egister E		X1 Y6
	0F		General Re	gister F		X1 Y7
AX	10		SRTN Tem	np Link		X2 Y0
DI	11		Alter/Disp	lay Log Link		X2 Y1
RTX	12		Retry Link			X2 Y2
DTX	13		Translate L	_ink		X2 Y3
Х	14		Working	<u> </u>		X2 Y4
R	15		Working			X2 Y5
Y	16		Working			X2 Y6
Q	17		Working			X2 Y7
MA	18					X3 Y0
MBS	19					X3 Y1
MX	1A					X3 Y2
MC	1B					X3 Y3
MD	1C					X3 Y4
MF	1D					X3 Y5
MW	1E					X3 Y6
СХ	1F	CPU	Link	Register		X3 Y7

LOCAL STORAGE (Continued)

	Word Name	IFA Name	LS Location	Byte 0	Byte 1	Byte 2	Byte 3	X and Y Line
(GD		20		1			X4 Y0
SX 2	GC		21		t		Count	X4 Y1
5X 2)	GM		22		Protect	CCW Address		X4 Y2
(GW		23		1			X4 Y3
(GD		24					X4 Y4
SX 3	GC		25				Count	X4 Y5
SX 3	GM		26		Protect	CCW Address		X4 Y6
(GW		27					X4 Y7
Ì	GD	FD.	28					X5 Y0
)	GC	FC	29				Count	X5 Y1
SX 1	GM	FM	2A		Protect	CCW Address		X5 Y2
(GW	FW	2B					X5 Y3
Ì	GD	FA	2C					X5 Y4
SX 4)	GC	FB	2D				Count	X5 Y5
5X 4	GM	FS	2E		Protect	CCW Address		X5 Y6
(GW	FL	2F					X5 Y7
			30		Floatin	g-Point Registe	r 0	X6 Y0
			31		Floatin	g-Point Registe	r 0	X6 Y1
			32		Floatin	g-Point Registe	r 2	X6 Y2
			33		Floatin	g-Point Registe	r 2	X6 Y3
			34		Floatin	g-Point Registe	r 4	X6 Y4
			35		Floatin	g-Point Registe	r 4	X6 Y5
			36		Floatin	g-Point Registe	r 6	X6 Y6
			37		Floatin	g-Point Registe	r 6	X6 Y7
	SO		38					X7 Y0
	PM		39		P E Control	P.E Code Grou	p Alter Mask	X7 Y1
	DM		3A		Adjustr	nent Factor		X7 Y2
	RW		3B		Address	s Adjustment W	/orking	X7 Y3
	DP		3C		IFA Lo	w-Priority Link	(X7 Y4
	LNK		3D		I-Cycle			X7 Y5
	P4X		3E			ınk Register		X7 Y6
	P3X		3F		SX-1, 2	, 3, Link Regis	ter	X7 Y7

Note Words 28 through 2F are shown with Selector Channel designations.



Control Register 15

	Bits	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19 2	20 2	1 2	2 23	24	25	26	27 2	8 29 30	31
-		0000000					Machine Check Extended Logout Pointe								r				000											
	Reset to	00										20	0 н	ex																



Control Register Assignments

	I								
0	Sys Ctrl	XLate Ctrl	Ext Intp Masks						
1	Seg Tb L	Segment Ta	ible Origin Addr						
2	I/O Mask								
3			Reserved						
4			Reserved						
5			Reserved						
6			Unassigned						
7			Unassigned						
8			Monitor Mask						
9	Per Ctrl	00000000	Per GR Alt Masi	κ					
10	00000000	PER Startin	g Address						
11	00000000	PER Ending	Address						
12			Unassigned						
13			Unassigned						
14	Error Recov	rror Recov Ctrl							
15	00000000	MCEL Add	ress						
	0 8	3 1		3					

Control registers are located in control storage locations F480-F4BC

	l i	nterrup	ot	
		Add	ress	
Class	Code	BC	EC	Function
External	1005 1004 0040 0080 *00XX	1A	86	CPU Timer Clock Comparator External Interrupt Key Interval Timer Direct Control
Supervisor Call	**xxx	22	8A	
Program	01-0F 10	2A	8E	(See System/360 Principles of Operation) Segment Translation Exception
:	11 12 40 80			Page Translation Exception Translation Specification Monitor Call #PER
Machine Check		EA	EA	See Error Handling (Machine Check Logout)
1/0	XXXX	ЗА	ВА	

*Code is bit significant by External interrupt signals

Code is dependent on the I-field of the supervisor call instruction *Code is dependent on I/O device address

#PER interrupt concurrent with another program interrupt or 80 with another interrupt code to yield resultant interrupt code.

Dec	Hex 00	Permanent Storage Assignment
0 0 4	00 00 04	Init Prog Load PSW or PSW Restart New PSW
8 12	08 08	Init Prog Load CCW 1 or PSW Restart Old PSW
16 20	10 14	Init Prog Load CCW 2
24 28	18 1C	External Old PSW
32 36	20 24	Supervisor Call Old PSW
40 44	28 2C	Program Old PSW
48 52	30 34	Machine Check Old PSW
56 60	38 3C	Input/Output Old PSW
64 68	40 44	Channel Status Word
72	48	Channel Address Word
76	4C	Unassigned
80	50	Timer
84	54	Unassigned
88 92	58 5C	External New PSW
96 100	60 64	Supervisor Call New PSW
104 108	68 6C	Program New PSW
112 116	70 74	Machine Check New PSW
120 124	78 7C	Input/Output New PSW

Dec	Hex	Permanent S	Storage As	signment	
128	80				Jnassigned
132	84	00000000	0000000	Ext Int	Code
136	88	00000000	0000 LC	SCV In	t Code
140	8C	000000000	0000¦LC	Prog In	t Code
144	90	00000000	Translat	ion Exc A	ddr
148	94	00000000	Mon C1	No.PER Code	00000000
152	98	00000000	PER Pro	g Event A	Addr
156	9C	00000000	Monitor	Code	
160 164	A0 A4				Jnassigned
168	A8	Channel ID			
172	AC	00000000	IOEL Po	ointer	
176	В0	Limited Cha	annel Logo	out (ECSV	V)
180	B4	Unit St Ch	an St Co	ount	
184	B8	Key Flag	I/O Add	lress	
188	вс	CCW Addre	ss		
192 196 200 204 208 212	C0 C4 C8 CC D0 D4			ı	Unassigned
216 220	D8 DC				Reserved
224 228	E0 E4				Reserved
232 236	E8 EC	Machine Ch	eck Int Co	ode	
240 244	F0 F4				Unassigned
248	F8	00000000	Failing	Storage A	ddr
252	FC	Region Coo	le		
256	100	CPU Indepo		gout	

CONTROL STORAGE MAP

FFFC	Control Storage Map	
FF00	K-Addressable	ABKA
F870	3215 EBCDIC Matrıx - Xlate Table	GKDT
F800	CPU Logout	GHLC
F4BC	3210 Tables	GKDT
F480	Control Registers	GRGS GCCR
E000	MPX - UCW Area	
D000	I-Cycles Control Trap Addresses	
BF30	Instruction Execution Routines	
BF00	I/O Logout	GMLO GSER
B3FC		
B000	Blk Mpx UCW Pointers	GSTB
9FFC		
9000	Sel Channel UCW Pool	GSTB
3300		
8000		



11.36

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
0X	Misc M	ach Defin	ition		Misc Ma	ch Defini	ition		ACB Şet	ting	First Ctr	l Stg Addr	Last I	Main Stor	age Addr		
1X																	
2X									LEX Lis	t Pointe	r						
3X	Ex Inst	ruction C	tr		Addr of	First Ins	t RO										
4X	CPU W	orking			CPU Wo	rkıng			CPU Working					CPU Working			
5X	CPU Working				CPU Wo	rkıng											
6X	Doc 1 Status Unaddr UCW Addr				Doc 1 Sense			Doc 2 St UCW Ac	addr		Doc 2 Sense						
7X	Timer Working Backup				Timer Working Backup				Timer Working Backup					Addr Contents Link			
8X	Retry f	Return Wo	ord		Retry Counts and Marks				MCKA Reg Backup					MCKB Reg Backup			
9X	ABRT	Reg Bac	kup		SPTLB F	Reg Back	up		HMRTY	Reg Ba	ckup		CPURTY Reg Backup				
AX		nd Retry ted File A			SX4 Cm				Integrated File Adapter				Integrated File Adapter				
вх	SX2 Cr	nd Retry			SX3 Cm	d Retry			Chan Int	errupt B	uffers		Chan Interrupt Buffers				
сх	Retry V	Vorking			Retry Wo	orking			MCK Wo	rking			MCK	Working			
DX					BIK MPX		k MPX CW Start			MPX UC Current							
EX																	
FX	IFA	Count A	Area O		IFA Cou	1		IFA Count Area 2					IFA Count Area 3				

S229-2239-1



International Business Machines Corporation Data Processing Division 1133 Westchester Avenue, White Plains, New York 10604 [U.S.A. only]

IBM World Trade Corporation 821 United Nations Plaza, New York, New York 10017 [International]